default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDMaarten Vertregt
Person information
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2010 – 2019
- 2016
[c13]José Pineda de Gyvez, Hamed Fatemi, Maarten Vertregt:
Circuit valorization in the IC design ecosystem. ICCAD 2016: 25- 2014
- [j8]Ajay Kapoor, Cas Groot, Gerard Villar Pique, Hamed Fatemi, Juan Diego Echeverri, Leo Sevat, Maarten Vertregt, Maurice Meijer, Vibhu Sharma, Yu Pu, José Pineda de Gyvez:
Digital Systems Power Management for High Performance Mixed Signal Platforms. IEEE Trans. Circuits Syst. I Regul. Pap. 61-I(4): 961-975 (2014) - [c12]Sebastien Fabrie, Juan Diego Echeverri, Maarten Vertregt, José Pineda de Gyvez:
Standard cell library tuning for variability tolerant designs. DATE 2014: 1-6 - 2011
- [c11]Fabian van Houwelingen, Ed van Tuijl, Bram Nauta
, Maarten Vertregt:
A narrow-to-wideband scrambling technique increasing software radio receiver linearity. ESSCIRC 2011: 535-538 - 2010
- [c10]René Penning de Vries, Hans Rijns, Maarten Vertregt:
High performance mixed signal: Business and technology. ESSCIRC 2010: 1-8 - [c9]Maurice Meijer, José Pineda de Gyvez, Ben Kup, Bert van Uden, Peter Bastiaansen, Marco Lammers, Maarten Vertregt:
A forward body bias generator for digital CMOS circuits with supply voltage scaling. ISCAS 2010: 2482-2485
2000 – 2009
- 2009
- [j7]Hans Van de Vel, Berry A. J. Buter, Hendrik van der Ploeg, Maarten Vertregt, Govert J. G. M. Geelen, Edward J. F. Paulus:
A 1.2-V 250-mW 14-b 100-MS/s Digitally Calibrated Pipeline ADC in 90-nm CMOS. IEEE J. Solid State Circuits 44(4): 1047-1056 (2009) - [c8]Paul Veldhorst, George Goksun, Anne-Johan Annema, Bram Nauta, Berry A. J. Buter, Maarten Vertregt:
A 0.45pJ/conv-step 1.2Gs/s 6b full-Nyquist non-calibrated flash ADC in 45nm CMOS and its scaling behavior. ESSCIRC 2009: 464-467 - 2008
- [j6]Simon M. Louwsma, A. J. M. van Tuijl, Maarten Vertregt, Bram Nauta:
A 1.35 GS/s, 10 b, 175 mW Time-Interleaved AD Converter in 0.13 µm CMOS. IEEE J. Solid State Circuits 43(4): 778-786 (2008) - 2007
- [c7]Simon M. Louwsma, Ed van Tuijl, Maarten Vertregt, Bram Nauta:
A Time-Interleaved Track & hold in 0.13 μm CMOS sub-sampling a 4 GHz signal with 43 dB SNDR. CICC 2007: 329-332 - 2006
- [j5]Hendrik van der Ploeg, Maarten Vertregt, Marco Lammers:
A 15-bit 30-MS/s 145-mW three-step ADC for imaging applications. IEEE J. Solid State Circuits 41(7): 1572-1577 (2006) - 2005
- [c6]Hendrik van der Ploeg, Maarten Vertregt, Marco Lammers:
A 15-bit 30 MS/s 145 mW three-step ADC for imaging applications. ESSCIRC 2005: 161-164 - [c5]Peter C. S. Scholtens, David Smola, Maarten Vertregt:
Systematic power reduction and performance analysis of mismatch limited ADC designs. ISLPED 2005: 78-83 - 2004
- [c4]Maarten Vertregt, Peter C. S. Scholtens:
Assessment of the merits of CMOS technology scaling for analog circuit design. ESSCIRC 2004: 57-63 - [c3]Simon M. Louwsma, Ed J. M. van Tuijl, Maarten Vertregt, Peter C. S. Scholtens, Bram Nauta:
A 1.6 GS/s, 16 times interleaved track & hold with 7.6 ENOB in 0.12 μm CMOS [ADC applications]. ESSCIRC 2004: 343-346 - 2003
- [c2]Amir Zjajo, Hendrik van der Ploeg, Maarten Vertregt:
A 1.8V 100mW 12-bits 80Msample/s two-step ADC in 0.18-μm CMOS. ESSCIRC 2003: 241-244 - 2002
- [j4]Peter C. S. Scholtens, Maarten Vertregt:
A 6-b 1.6-Gsample/s flash ADC in 0.18-μm CMOS using averaging termination. IEEE J. Solid State Circuits 37(12): 1599-1609 (2002) - 2001
- [j3]Ralf Brederlow, Werner Weber, Joseph Sauerer, Stéphane Donnay, Piet Wambacq, Maarten Vertregt:
A Mixed-Signal Design Roadmap. IEEE Des. Test Comput. 18(6): 34-46 (2001) - [j2]Hendrik van der Ploeg, Gian Hoogzaad, Henk A. H. Termeer, Maarten Vertregt, Raf L. J. Roovers:
A 2.5-V 12-b 54-Msample/s 0.25-μm CMOS ADC in 1-mm2 with mixed-signal chopping and calibration. IEEE J. Solid State Circuits 36(12): 1859-1867 (2001)
1990 – 1999
- 1996
- [c1]Marcel J. M. Pelgrom, Maarten Vertregt:
BiCMOS and CMOS: a long term relation. ICECS 1996: 768-771 - 1994
- [j1]Marcel J. M. Pelgrom, A. C. Jeannet v. Rens, Maarten Vertregt, Marcel B. Dijkstra:
A 25-Ms/s 8-bit CMOS A/D converter for embedded application. IEEE J. Solid State Circuits 29(8): 879-886 (1994)
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from 
to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the 
of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from 
, 
, and 
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from 
.
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-04-25 05:53 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
