default search action
Jishen Zhao
This is just a disambiguation page, and is not intended to be the bibliography of an actual person. Any publication listed on this page has not been assigned to an actual author yet. If you know the true author of one of the publications listed below, you are welcome to contact us.
Person information
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2020 – today
- 2024
- [j15]Huili Chen, Cheng Fu, Bita Darvish Rouhani, Jishen Zhao, Farinaz Koushanfar:
Intellectual Property Protection of Deep-Learning Systems via Hardware/Software Co-Design. IEEE Des. Test 41(2): 23-31 (2024) - [j14]Hanxian Huang, Tarique Siddiqui, Rana Alotaibi, Carlo Curino, Jyoti Leeka, Alekh Jindal, Jishen Zhao, Jesús Camacho-Rodríguez, Yuanyuan Tian:
Sibyl: Forecasting Time-Evolving Query Workloads. Proc. ACM Manag. Data 2(1): 53:1-53:27 (2024) - [c80]Xin Chen, Hanxian Huang, Yanjun Gao, Yi Wang, Jishen Zhao, Ke Ding:
Learning to Maximize Mutual Information for Chain-of-Thought Distillation. ACL (Findings) 2024: 6857-6868 - [c79]Hui Shi, Yusheng Xie, Luis Goncalves, Sicun Gao, Jishen Zhao:
WikiDT: Visual-Based Table Recognition and Question Answering Dataset. ICDAR (1) 2024: 406-437 - [c78]Haolan Liu, Liangjun Zhang, Siva Kumar Sastry Hari, Jishen Zhao:
Safety-Critical Scenario Generation Via Reinforcement Learning Based Editing. ICRA 2024: 14405-14412 - [c77]Hanxian Huang, Xin Chen, Jishen Zhao:
Fasor: A Fast Tensor Program Optimization Framework for Efficient DNN Deployment. ICS 2024: 498-510 - [c76]Hanxian Huang, Jishen Zhao:
Multi-modal Learning for WebAssembly Reverse Engineering. ISSTA 2024: 453-465 - [i18]Hanxian Huang, Tarique Siddiqui, Rana Alotaibi, Carlo Curino, Jyoti Leeka, Alekh Jindal, Jishen Zhao, Jesús Camacho-Rodríguez, Yuanyuan Tian:
Sibyl: Forecasting Time-Evolving Query Workloads. CoRR abs/2401.03723 (2024) - [i17]Xin Chen, Hanxian Huang, Yanjun Gao, Yi Wang, Jishen Zhao, Ke Ding:
Learning to Maximize Mutual Information for Chain-of-Thought Distillation. CoRR abs/2403.03348 (2024) - [i16]Zhongming Yu, Genghan Zhang, Hanxian Huang, Xin Chen, Jishen Zhao:
GeoT: Tensor Centric Library for Graph Neural Network via Efficient Segment Reduction on GPU. CoRR abs/2404.03019 (2024) - [i15]Hanxian Huang, Jishen Zhao:
Multi-modal Learning for WebAssembly Reverse Engineering. CoRR abs/2404.03171 (2024) - [i14]Zixuan Wang, Jishen Zhao:
Fork is All You Need in Heterogeneous Systems. CoRR abs/2404.05085 (2024) - [i13]Hanxian Huang, Zhenghan Lin, Zixuan Wang, Xin Chen, Ke Ding, Jishen Zhao:
Towards LLM-Powered Verilog RTL Assistant: Self-Verification and Self-Correction. CoRR abs/2406.00115 (2024) - [i12]Yun Joon Soh, Hanxian Huang, Yuandong Tian, Jishen Zhao:
You Only Use Reactive Attention Slice For Long Context Retrieval. CoRR abs/2409.13695 (2024) - [i11]Haolan Liu, Jishen Zhao:
Grounding Large Language Models In Embodied Environment With Imperfect World Models. CoRR abs/2410.02742 (2024) - 2023
- [c75]Cheng Fu, Hanxian Huang, Zixuan Jiang, Yun Ni, Lifeng Nai, Gang Wu, Liqun Cheng, Yanqi Zhou, Sheng Li, Andrew Li, Jishen Zhao:
TripLe: Revisiting Pretrained Model Reuse and Progressive Learning for Efficient Vision Transformer Scaling and Searching. ICCV 2023: 17107-17117 - [c74]Hui Shi, Yupeng Gu, Yitong Zhou, Bo Zhao, Sicun Gao, Jishen Zhao:
Everyone's Preference Changes Differently: A Weighted Multi-Interest Model For Retrieval. ICML 2023: 31228-31242 - [c73]Haolan Liu, Jishen Zhao, Liangjun Zhang:
Interpretable and Flexible Target-Conditioned Neural Planners For Autonomous Vehicles. ICRA 2023: 10076-10082 - [c72]Yun Joon Soh, Steven Swanson, Jishen Zhao:
ENTS: Flush-and-Fence-Free Failure Atomic Transactions. MEMSYS 2023: 25:1-25:16 - [c71]Zhongming Yu, Guohao Dai, Shang Yang, Genghan Zhang, Hengrui Zhang, Feiwen Zhu, June Yang, Jishen Zhao, Yu Wang:
HyperGef: A Framework Enabling Efficient Fusion for Hypergraph Neural Network on GPUs. MLSys 2023 - [c70]Zixuan Wang, Mohammadkazem Taram, Daniel Moghimi, Steven Swanson, Dean M. Tullsen, Jishen Zhao:
NVLeak: Off-Chip Side-Channel Attacks via Non-Volatile Memory Systems. USENIX Security Symposium 2023: 6771-6788 - [i10]Haolan Liu, Zixuan Wang, Jishen Zhao:
COLA: Characterizing and Optimizing the Tail Latency for Safe Level-4 Autonomous Vehicle Systems. CoRR abs/2305.07147 (2023) - [i9]Haolan Liu, Liangjun Zhang, Siva Kumar Sastry Hari, Jishen Zhao:
Safety-Critical Scenario Generation Via Reinforcement Learning Based Editing. CoRR abs/2306.14131 (2023) - [i8]Haolan Liu, Jishen Zhao, Liangjun Zhang:
Interpretable and Flexible Target-Conditioned Neural Planners For Autonomous Vehicles. CoRR abs/2309.13485 (2023) - 2022
- [c69]Cheng Fu, Hanxian Huang, Bram Wasti, Chris Cummins, Riyadh Baghdadi, Kim M. Hazelwood, Yuandong Tian, Jishen Zhao, Hugh Leather:
Q-gym: An Equality Saturation Framework for DNN Inference Exploiting Weight Repetition. PACT 2022: 291-303 - [c68]Hui Shi, Sicun Gao, Yuandong Tian, Xinyun Chen, Jishen Zhao:
Learning Bounded Context-Free-Grammar via LSTM and the Transformer: Difference and the Explanations. AAAI 2022: 8267-8276 - [c67]Theodore Michailidis, Steven Swanson, Jishen Zhao:
PMShifter: enabling persistent memory fluidness in Linux. APSys 2022: 1-8 - [c66]Boyu Zang, Jishen Zhao:
Stage-Terrain-Power Model Based on Analytic Hierarchy Process. CIIS 2022: 67-72 - [c65]Zixuan Wang, Joonseop Sim, Euicheol Lim, Jishen Zhao:
Enabling Efficient Large-Scale Deep Learning Training with Cache Coherent Disaggregated Memory Systems. HPCA 2022: 126-140 - [i7]Hui Shi, Yupeng Gu, Yitong Zhou, Bo Zhao, Sicun Gao, Jishen Zhao:
Every Preference Changes Differently: Neural Multi-Interest Preference Model with Temporal Dynamics for Recommendation. CoRR abs/2207.06652 (2022) - 2021
- [j13]Zixuan Wang, Xiao Liu, Jian Yang, Theodore Michailidis, Steven Swanson, Jishen Zhao:
Characterizing and Modeling Nonvolatile Memory Systems. IEEE Micro 41(3): 63-70 (2021) - [c64]Tianhao Shen, Di Gao, Li Zhang, Jishen Zhao, Cheng Zhuo:
A Physical-Aware Framework for Memory Network Design Space Exploration. ASP-DAC 2021: 865-871 - [c63]Hengyu Zhao, Siva Kumar Sastry Hari, Timothy Tsai, Michael B. Sullivan, Stephen W. Keckler, Jishen Zhao:
Suraksha: A Quantitative AV Safety Evaluation Framework to Analyze Safety Implications of Perception Design Choices. DSN Workshops 2021: 35-38 - [c62]Hui Shi, Yang Zhang, Hao Wu, Shiyu Chang, Kaizhi Qian, Mark Hasegawa-Johnson, Jishen Zhao:
Continuous Cnn For Nonuniform Time Series. ICASSP 2021: 3550-3554 - [c61]Huili Chen, Cheng Fu, Jishen Zhao, Farinaz Koushanfar:
ProFlip: Targeted Trojan Attack with Progressive Bit Flips. ICCV 2021: 7698-7707 - [c60]Cheng Fu, Hanxian Huang, Xinyun Chen, Yuandong Tian, Jishen Zhao:
Learn-to-Share: A Hardware-friendly Transfer Learning Framework Exploiting Computation and Parameter Sharing. ICML 2021: 3469-3479 - [c59]Xiao Liu, Minxuan Zhou, Rachata Ausavarungnirun, Sean Eilert, Ameen Akel, Tajana Rosing, Vijaykrishnan Narayanan, Jishen Zhao:
FPRA: A Fine-grained Parallel RRAM Architecture. ISLPED 2021: 1-6 - [c58]Hengyu Zhao, Siva Kumar Sastry Hari, Timothy Tsai, Michael B. Sullivan, Stephen W. Keckler, Jishen Zhao:
Suraksha: A Framework to Analyze the Safety Implications of Perception Design Choices in AVs. ISSRE 2021: 434-445 - [c57]Hanxian Huang, Zixuan Wang, Juno Kim, Steven Swanson, Jishen Zhao:
Ayudante: A Deep Reinforcement Learning Approach to Assist Persistent Memory Programming. USENIX ATC 2021: 789-804 - [i6]Hui Shi, Sicun Gao, Yuandong Tian, Xinyun Chen, Jishen Zhao:
Learning Bounded Context-Free-Grammar via LSTM and the Transformer: Difference and Explanations. CoRR abs/2112.09174 (2021) - 2020
- [j12]Cheng Fu, Huili Chen, Zhenheng Yang, Farinaz Koushanfar, Yuandong Tian, Jishen Zhao:
Enhancing Model Parallelism in Neural Architecture Search for Multidevice System. IEEE Micro 40(5): 46-55 (2020) - [c56]Juno Kim, Yun Joon Soh, Joseph Izraelevitz, Jishen Zhao, Steven Swanson:
SubZero: zero-copy IO for persistent main memory file systems. APSys 2020: 1-8 - [c55]Sabur Baidya, Yu-Jen Ku, Hengyu Zhao, Jishen Zhao, Sujit Dey:
Vehicular and Edge Computing for Emerging Connected and Autonomous Vehicle Applications. DAC 2020: 1-6 - [c54]Ziqian Wan, Guohao Dai, Yun Joon Soh, Jishen Zhao, Yu Wang:
An Order Sampling Processing-in-Memory Architecture for Approximate Graph Pattern Mining. ACM Great Lakes Symposium on VLSI 2020: 357-362 - [c53]Hengyu Zhao, Yubo Zhang, Pingfan Meng, Hui Shi, Li Erran Li, Tiancheng Lou, Jishen Zhao:
Driving Scenario Perception-Aware Computing System Design in Autonomous Vehicles. ICCD 2020: 88-95 - [c52]Hui Shi, Yang Zhang, Xinyun Chen, Yuandong Tian, Jishen Zhao:
Deep Symbolic Superoptimization Without Human Knowledge. ICLR 2020 - [c51]Saransh Gupta, Mohsen Imani, Hengyu Zhao, Fan Wu, Jishen Zhao, Tajana Simunic Rosing:
Implementing binary neural networks in memory with approximate accumulation. ISLPED 2020: 247-252 - [c50]Hengyu Zhao, Yubo Zhang, Pingfan Meng, Hui Shi, Li Erran Li, Tiancheng Lou, Jishen Zhao:
Safety Score: A Quantitative Approach to Guiding Safety-Aware Autonomous Vehicle Computing System Design. IV 2020: 1479-1485 - [c49]Zixuan Wang, Xiao Liu, Jian Yang, Theodore Michailidis, Steven Swanson, Jishen Zhao:
Characterizing and Modeling Non-Volatile Memory Systems. MICRO 2020: 496-508 - [i5]Sho Ko, Yun Joon Soh, Jishen Zhao:
Efficient Implementation of Multi-Channel Convolution in Monolithic 3D ReRAM Crossbar. CoRR abs/2004.00243 (2020)
2010 – 2019
- 2019
- [j11]Yuan Xie, Jishen Zhao:
Emerging Memory Technologies. IEEE Micro 39(1): 6-7 (2019) - [j10]Guohao Dai, Tianhao Huang, Yuze Chi, Jishen Zhao, Guangyu Sun, Yongpan Liu, Yu Wang, Yuan Xie, Huazhong Yang:
GraphH: A Processing-in-Memory Architecture for Large-Scale Graph Processing. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 38(4): 640-653 (2019) - [j9]Shouyi Yin, Shibin Tang, Xinhan Lin, Peng Ouyang, Fengbin Tu, Leibo Liu, Jishen Zhao, Cong Xu, Shuangchen Li, Yuan Xie, Shaojun Wei:
Parana: A Parallel Neural Architecture Considering Thermal Problem of 3D Stacked Memory. IEEE Trans. Parallel Distributed Syst. 30(1): 146-160 (2019) - [c48]Sihang Liu, Yizhou Wei, Jishen Zhao, Aasheesh Kolli, Samira Manabi Khan:
PMTest: A Fast and Flexible Testing Framework for Persistent Memory Programs. ASPLOS 2019: 411-425 - [c47]Cheng Fu, Shilin Zhu, Huili Chen, Farinaz Koushanfar, Hao Su, Jishen Zhao:
SimBNN: A Similarity-Aware Binarized Neural Network Acceleration Framework. FCCM 2019: 319 - [c46]Cheng Fu, Shilin Zhu, Hao Su, Ching-En Lee, Jishen Zhao:
Towards Fast and Energy-Efficient Binarized Neural Network Inference on FPGA. FPGA 2019: 306 - [c45]Shengye Wang, Xiao Liu, Jishen Zhao, Henrik I. Christensen:
Robotic Reliability Engineering: Experience from Long-Term TritonBot Development. FSR 2019: 45-58 - [c44]Matheus Ogleari, Ye Yu, Chen Qian, Ethan L. Miller, Jishen Zhao:
String Figure: A Scalable and Elastic Memory Network Architecture. HPCA 2019: 647-660 - [c43]Huili Chen, Cheng Fu, Jishen Zhao, Farinaz Koushanfar:
GenUnlock: An Automated Genetic Algorithm Framework for Unlocking Logic Encryption. ICCAD 2019: 1-8 - [c42]Shengye Wang, Xiao Liu, Jishen Zhao, Henrik I. Christensen:
Rorg: Service Robot Software Management with Linux Containers. ICRA 2019: 584-590 - [c41]Xiao Liu, Bhaskar Jupudi, Pankaj Mehra, Jishen Zhao:
Persistent Memory Workload Characterization: A Hardware Perspective. IISWC 2019: 249-252 - [c40]Huili Chen, Cheng Fu, Jishen Zhao, Farinaz Koushanfar:
DeepInspect: A Black-box Trojan Detection and Mitigation Framework for Deep Neural Networks. IJCAI 2019: 4658-4664 - [c39]Huili Chen, Cheng Fu, Bita Darvish Rouhani, Jishen Zhao, Farinaz Koushanfar:
DeepAttest: an end-to-end attestation framework for deep neural networks. ISCA 2019: 487-498 - [c38]Xiao Liu, Mingxuan Zhou, Tajana Simunic Rosing, Jishen Zhao:
HR3AM: A Heat Resilient Design for RRAM-based Neuromorphic Computing. ISLPED 2019: 1-6 - [c37]Brandon Nesterenko, Xiao Liu, Qing Yi, Jishen Zhao, Jiange Zhang:
Transitioning scientific applications to using non-volatile memory for resilience. MEMSYS 2019: 114-125 - [c36]Xiao Liu, David Roberts, Rachata Ausavarungnirun, Onur Mutlu, Jishen Zhao:
Binary Star: Coordinated Reliability in Heterogeneous Memory Systems for High Performance and Scalability. MICRO 2019: 807-820 - [c35]Yuanjiang Ni, Jishen Zhao, Heiner Litz, Daniel Bittman, Ethan L. Miller:
SSP: Eliminating Redundant Writes in Failure-Atomic NVRAMs via Shadow Sub-Paging. MICRO 2019: 836-848 - [c34]Huili Chen, Bita Darvish Rouhani, Cheng Fu, Jishen Zhao, Farinaz Koushanfar:
DeepMarks: A Secure Fingerprinting Framework for Digital Rights Management of Deep Learning Models. ICMR 2019: 105-113 - [c33]Cheng Fu, Huili Chen, Haolan Liu, Xinyun Chen, Yuandong Tian, Farinaz Koushanfar, Jishen Zhao:
Coda: An End-to-End Neural Program Decompiler. NeurIPS 2019: 3703-3714 - [c32]Kunal Korgaonkar, Joseph Izraelevitz, Jishen Zhao, Steven Swanson:
Vorpal: Vector Clock Ordering For Large Persistent Memory Systems. PODC 2019: 435-444 - [i4]Joseph Izraelevitz, Jian Yang, Lu Zhang, Juno Kim, Xiao Liu, Amir Saman Memaripour, Yun Joon Soh, Zixuan Wang, Yi Xu, Subramanya R. Dulloor, Jishen Zhao, Steven Swanson:
Basic Performance Measurements of the Intel Optane DC Persistent Memory Module. CoRR abs/1903.05714 (2019) - [i3]Hengyu Zhao, Yubo Zhang, Pingfan Meng, Hui Shi, Li Erran Li, Tiancheng Lou, Jishen Zhao:
Towards Safety-Aware Computing System Design in Autonomous Vehicles. CoRR abs/1905.08453 (2019) - [i2]Cheng Fu, Huili Chen, Haolan Liu, Xinyun Chen, Yuandong Tian, Farinaz Koushanfar, Jishen Zhao:
A Neural-based Program Decompiler. CoRR abs/1906.12029 (2019) - 2018
- [c31]Yuanjiang Ni, Jishen Zhao, Daniel Bittman, Ethan L. Miller:
Reducing NVM Writes with Optimized Shadow Paging. HotStorage 2018 - [c30]Matheus Ogleari, Ethan L. Miller, Jishen Zhao:
Steal but No Force: Efficient Hardware Undo+Redo Logging for Persistent Memory Systems. HPCA 2018: 336-349 - [c29]Hengyu Zhao, Jishen Zhao:
Leveraging MLC STT-RAM for energy-efficient CNN training. MEMSYS 2018: 279-290 - [c28]Xing Hu, Matheus Ogleari, Jishen Zhao, Shuangchen Li, Abanti Basak, Yuan Xie:
Persistence Parallelism Optimization: A Holistic Approach from Memory Bus to RDMA Network. MICRO 2018: 494-506 - [c27]Jiawen Liu, Hengyu Zhao, Matheus A. Ogleari, Dong Li, Jishen Zhao:
Processing-in-Memory for Energy-Efficient Neural Network Training: A Heterogeneous Approach. MICRO 2018: 655-668 - [i1]Cheng Fu, Shilin Zhu, Hao Su, Ching-En Lee, Jishen Zhao:
Towards Fast and Energy-Efficient Binarized Neural Network Inference on FPGA. CoRR abs/1810.02068 (2018) - 2017
- [j8]Jishen Zhao, Qiaosha Zou, Yuan Xie:
Overview of 3-D Architecture Design Opportunities and Techniques. IEEE Des. Test 34(4): 60-68 (2017) - [c26]Chun-Hao Lai, Jishen Zhao, Chia-Lin Yang:
Leave the Cache Hierarchy Operation as It Is: A New Persistent Memory Accelerating Approach. DAC 2017: 5:1-5:6 - [c25]Liang Chang, Zhaohao Wang, Alvin Oliver Glova, Jishen Zhao, Youguang Zhang, Yuan Xie, Weisheng Zhao:
PRESCOTT: Preset-based cross-point architecture for spin-orbit-torque magnetic random access memory. ICCAD 2017: 245-252 - [c24]Hengyu Zhao, Linuo Xue, Ping Chi, Jishen Zhao:
Approximate image storage with multi-level cell STT-MRAM main memory. ICCAD 2017: 268-275 - [c23]Mengjie Li, Matheus Ogleari, Jishen Zhao:
Logging in persistent memory: to cache, or not to cache? MEMSYS 2017: 177-179 - 2016
- [j7]Jishen Zhao, Cong Xu, Tao Zhang, Yuan Xie:
BACH: A Bandwidth-Aware Hybrid Cache Hierarchy Design with Nonvolatile Memories. J. Comput. Sci. Technol. 31(1): 20-35 (2016) - [j6]Jia Zhan, Jin Ouyang, Fen Ge, Jishen Zhao, Yuan Xie:
Hybrid Drowsy SRAM and STT-RAM Buffer Designs for Dark-Silicon-Aware NoC. IEEE Trans. Very Large Scale Integr. Syst. 24(10): 3041-3054 (2016) - [c22]Shuangchen Li, Cong Xu, Qiaosha Zou, Jishen Zhao, Yu Lu, Yuan Xie:
Pinatubo: a processing-in-memory architecture for bulk bitwise operations in emerging non-volatile memories. DAC 2016: 173:1-173:6 - [c21]Borui Wang, Martin Torres, Dong Li, Jishen Zhao, Florin Rusu:
Performance Implications of Processing-in-Memory Designs on Data-Intensive Applications. ICPP Workshops 2016: 115-122 - [c20]Ping Chi, Shuangchen Li, Cong Xu, Tao Zhang, Jishen Zhao, Yongpan Liu, Yu Wang, Yuan Xie:
PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory. ISCA 2016: 27-39 - [c19]Hsiang-Yun Cheng, Jishen Zhao, Jack Sampson, Mary Jane Irwin, Aamer Jaleel, Yu Lu, Yuan Xie:
LAP: Loop-Block Aware Inclusion Properties for Energy-Efficient Asymmetric Last Level Caches. ISCA 2016: 103-114 - [c18]Yuxiong Zhu, Borui Wang, Dong Li, Jishen Zhao:
Integrated Thermal Analysis for Processing In Die-Stacking Memory. MEMSYS 2016: 402-414 - [c17]Jia Zhan, Itir Akgun, Jishen Zhao, Al Davis, Paolo Faraboschi, Yuangang Wang, Yuan Xie:
A unified memory network architecture for in-memory computing in commodity servers. MICRO 2016: 29:1-29:14 - 2015
- [b1]Yuan Xie, Jishen Zhao:
Die-stacking Architecture. Synthesis Lectures on Computer Architecture, Morgan & Claypool Publishers 2015, ISBN 978-3-031-00619-7 - [j5]Jishen Zhao, Cong Xu, Ping Chi, Yuan Xie:
Memory and Storage System Design with Nonvolatile Memory Technologies. Inf. Media Technol. 10(2): 182-191 (2015) - [j4]Jishen Zhao, Cong Xu, Ping Chi, Yuan Xie:
Memory and Storage System Design with Nonvolatile Memory Technologies. IPSJ Trans. Syst. LSI Des. Methodol. 8: 2-11 (2015) - [j3]Jishen Zhao, Sheng Li, Jichuan Chang, John L. Byrne, Laura L. Ramirez, Kevin T. Lim, Yuan Xie, Paolo Faraboschi:
Buri: Scaling Big-Memory Computing with Hardware-Based Memory Expansion. ACM Trans. Archit. Code Optim. 12(3): 31:1-31:24 (2015) - [c16]Jia Zhan, Jin Ouyang, Fen Ge, Jishen Zhao, Yuan Xie:
DimNoC: a dim silicon approach towards power-efficient on-chip network. DAC 2015: 10:1-10:6 - [c15]Hsiang-Yun Cheng, Jia Zhan, Jishen Zhao, Yuan Xie, Jack Sampson, Mary Jane Irwin:
Core vs. uncore: the heart of darkness. DAC 2015: 121:1-121:6 - [c14]Ke Chen, Sheng Li, Jung Ho Ahn, Naveen Muralimanohar, Jishen Zhao, Cong Xu, Seongil O, Yuan Xie, Jay B. Brockman, Norman P. Jouppi:
History-Assisted Adaptive-Granularity Caches (HAAG$) for High Performance 3D DRAM Architectures. ICS 2015: 251-261 - [c13]Jinglei Ren, Jishen Zhao, Samira Manabi Khan, Jongmoo Choi, Yongwei Wu, Onur Mutlu:
ThyNVM: enabling software-transparent crash consistency in persistent memory systems. MICRO 2015: 672-685 - [c12]Shuangchen Li, Ping Chi, Jishen Zhao, Kwang-Ting Cheng, Yuan Xie:
Leveraging nonvolatility for architecture design with emerging NVM. NVMSA 2015: 1-5 - 2014
- [c11]Jishen Zhao, Onur Mutlu, Yuan Xie:
FIRM: Fair and High-Performance Memory Control for Persistent Memory Systems. MICRO 2014: 153-165 - 2013
- [j2]Jishen Zhao, Guangyu Sun, Gabriel H. Loh, Yuan Xie:
Optimizing GPU energy efficiency with 3D die-stacking graphics memory and reconfigurable memory interface. ACM Trans. Archit. Code Optim. 10(4): 24:1-24:25 (2013) - [c10]Jishen Zhao, Sheng Li, Doe Hyun Yoon, Yuan Xie, Norman P. Jouppi:
Kiln: closing the performance gap between systems with and without persistence support. MICRO 2013: 421-432 - 2012
- [c9]Jishen Zhao, Yuan Xie:
Optimizing bandwidth and power of graphics memory with hybrid memory technologies and adaptive data migration. ICCAD 2012: 81-87 - [c8]Jishen Zhao, Guangyu Sun, Gabriel H. Loh, Yuan Xie:
Energy-efficient GPU design with reconfigurable in-package graphics memory. ISLPED 2012: 403-408 - [c7]Sheng Li, Doe Hyun Yoon, Ke Chen, Jishen Zhao, Jung Ho Ahn, Jay B. Brockman, Yuan Xie, Norman P. Jouppi:
MAGE: adaptive granularity and ECC for resilient and power efficient memory systems. SC 2012: 33 - 2011
- [c6]Jishen Zhao, Xiangyu Dong, Yuan Xie:
An energy-efficient 3D CMP design with fine-grained voltage scaling. DATE 2011: 539-542 - [c5]Jishen Zhao, Cong Xu, Yuan Xie:
Bandwidth-aware reconfigurable cache design with hybrid memory technologies. ICCAD 2011: 48-55 - [c4]Guangyu Sun, Christopher J. Hughes, Changkyu Kim, Jishen Zhao, Cong Xu, Yuan Xie, Yen-Kuang Chen:
Moguls: a model to explore the memory hierarchy for bandwidth improvements. ISCA 2011: 377-388 - 2010
- [j1]Xiangyu Dong, Jishen Zhao, Yuan Xie:
Fabrication Cost Analysis and Cost-Aware Design Space Exploration for 3-D ICs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 29(12): 1959-1972 (2010) - [c3]Jing Xie, Jishen Zhao, Xiangyu Dong, Yuan Xie:
Architectural benefits and design challenges for three-dimensional integrated circuits. APCCAS 2010: 540-543 - [c2]Jishen Zhao, Xiangyu Dong, Yuan Xie:
Cost-aware three-dimensional (3D) many-core multiprocessor design. DAC 2010: 126-131 - [c1]Yibo Chen, Jishen Zhao, Yuan Xie:
3D-nonFAR: three-dimensional non-volatile FPGA architecture using phase change memory. ISLPED 2010: 55-60
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from , , and to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from .
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-11-08 20:33 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint