Luca Sterpone

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Andrea Domenici

> Home > Persons > Luca Sterpone

Publications

2018
[j24]
- view
  authority control:
- export record
  dblp key:
  - journals/tetc/CozziKCHDBSP18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tetc/CozziKCHDBSP18
Dario Cozzi, Sebastian Korf, Luca Cassano, Jens Hagemeyer, Andrea Domenici, Cinzia Bernardeschi, Luca Sterpone, Mario Porrmann:
OLT(RE)²: An On-Line On-Demand Testing Approach for Permanent Radiation Effects in Reconfigurable Systems. IEEE Trans. Emerg. Top. Comput. 6(4): 511-523 (2018)
2016
[j17]
- view
  authority control:
- export record
  dblp key:
  - journals/integration/BernardeschiCDS16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/BernardeschiCDS16
Cinzia Bernardeschi, Luca Cassano, Andrea Domenici, Luca Sterpone:
UA²TPG: An untestability analyzer and test pattern generator for SEUs in the configuration memory of SRAM-based FPGAs. Integr. 55: 85-97 (2016)
2014
[j11]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/BernardeschiCDS14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/BernardeschiCDS14
Cinzia Bernardeschi, Luca Cassano, Andrea Domenici, Luca Sterpone:
ASSESS: A Simulator of Soft Errors in the Configuration Memory of SRAM-Based FPGAs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 33(9): 1342-1355 (2014)
2013
[c54]
- view
  authority control:
- export record
  dblp key:
  - conf/glvlsi/BernardeschiCDS13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/glvlsi/BernardeschiCDS13
Cinzia Bernardeschi, Luca Cassano, Andrea Domenici, Luca Sterpone:
Unexcitability analysis of SEus affecting the routing structure of SRAM-based FPGAs. ACM Great Lakes Symposium on VLSI 2013: 7-12
2012
[c45]
- view
  authority control:
- export record
  dblp key:
  - conf/dft/BernardeschiCDS12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dft/BernardeschiCDS12
Cinzia Bernardeschi, Luca Cassano, Andrea Domenici, Luca Sterpone:
Accurate simulation of SEUs in the configuration memory of SRAM-based FPGAs. DFT 2012: 115-120

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.