default search action
Alvin M. Despain
Person information
- affiliation: University of Southern California, Los Angeles, USA
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2000 – 2009
- 2006
- [j20]Won Woo Ro, Stephen P. Crago, Alvin M. Despain, Jean-Luc Gaudiot:
Design and evaluation of a hierarchical decoupled architecture. J. Supercomput. 38(3): 237-259 (2006) - 2003
- [j19]Petros A. Ioannou, Elias B. Kosmatopoulos, Alvin M. Despain:
Position error signal estimation at high sampling rates using data and servo sector measurements. IEEE Trans. Control. Syst. Technol. 11(3): 325-334 (2003) - [c48]Won Woo Ro, Jean-Luc Gaudiot, Stephen P. Crago, Alvin M. Despain:
HiDISC: A Decoupled Architecture for Data-Intensive Application. IPDPS 2003: 3 - 2002
- [c47]Petros A. loannou, Elias B. Kosmatopoulos, Alvin M. Despain:
Position error signal estimation at high sampling rates using data and servo sector measurements. CDC 2002: 67-72
1990 – 1999
- 1998
- [j18]Chi-Ying Tsui, Massoud Pedram, Alvin M. Despain:
Low-power state assignment targeting two- and multilevel logic implementations. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 17(12): 1281-1291 (1998) - [c46]Kevin M. Obenland, Alvin M. Despain:
Simulating the Effect of Decoherence and Inaccuracies on a Quantum Computer. QCQC 1998: 447-459 - 1997
- [j17]Shihming Liu, Massoud Pedram, Alvin M. Despain:
State assignment based on two-dimensional placement and hypercube mapping. Integr. 24(2): 101-118 (1997) - [j16]Vason P. Srini, Tam M. Nguyen, Darren R. Busing, Michael J. Carlton, Bruce K. Holmer, Georges E. Smine, Alvin M. Despain:
Design and Simulation of the Aquarius-II Multiprocessor. J. Syst. Integr. 7(2): 151-178 (1997) - 1996
- [j15]Bruce K. Holmer, Barton Sano, Michael J. Carlton, Peter Van Roy, Alvin M. Despain:
Design and Analysis of Hardware for High-Performance Prolog. J. Log. Program. 29(1-3): 107-139 (1996) - [j14]Chi-Ying Tsui, José Monteiro, Massoud Pedram, Srinivas Devadas, Alvin M. Despain, Bill Lin:
Correction to "Power Estimation Methods for Sequential Logic Circuits" [Correspondence]. IEEE Trans. Very Large Scale Integr. Syst. 4(4): 495 (1996) - 1995
- [j13]Ing-Jer Huang, Alvin M. Despain:
Synthesis of application specific instruction sets. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 14(6): 663-675 (1995) - [j12]Chi-Ying Tsui, José Monteiro, Massoud Pedram, Srinivas Devadas, Alvin M. Despain, Bill Lin:
Power estimation methods for sequential logic circuits. IEEE Trans. Very Large Scale Integr. Syst. 3(3): 404-416 (1995) - [c45]Shihming Liu, Massoud Pedram, Alvin M. Despain:
A Fast State Assignment Procedure for Large FSMs. DAC 1995: 327-332 - [c44]Ching-Long Su, Alvin M. Despain:
Cache designs for energy efficiency. HICSS (1) 1995: 306-315 - [c43]Apoorv Srivastava, Yong-Seon Koh, Barton Sano, Alvin M. Despain:
190-MHz CMOS 4-Kbyte Pipelined Caches. ISCAS 1995: 1053-1056 - [c42]Shihming Liu, Massoud Pedram, Alvin M. Despain:
PLATO P: PLA Timing Optimization by Partitioning. ISCAS 1995: 1744-1747 - [c41]Ching-Long Su, Alvin M. Despain:
Cache design trade-offs for power and performance optimization: a case study. ISLPD 1995: 63-68 - 1994
- [j11]Ching-Long Su, Chi-Ying Tsui, Alvin M. Despain:
Saving Power in the Control Path of Embedded Processors. IEEE Des. Test Comput. 11(4): 24-30 (1994) - [j10]Chi-Ying Tsui, Massoud Pedram, Alvin M. Despain:
Power efficient technology decomposition and mapping under an extended power consumption model. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 13(9): 1110-1122 (1994) - [c40]Ching-Long Su, Chi-Ying Tsui, Alvin M. Despain:
Lower Power Architecture Design and Compilation Techniques for High-Performance Processors. COMPCON 1994: 489-498 - [c39]Ching-Long Su, Alvin M. Despain:
Hardware-software co-designing benchmark-driven superpipelined instruction set processors. COMPSAC 1994 - [c38]Ing-Jer Huang, Alvin M. Despain:
Synthesis of Instruction Sets for Pipelined Microprocessors. DAC 1994: 5-11 - [c37]Chi-Ying Tsui, Massoud Pedram, Alvin M. Despain:
Exact and Approximate Methods for Calculating Signal and Transition Probabilities in FSMs. DAC 1994: 18-23 - [c36]Chi-Ying Tsui, Massoud Pedram, Chih-Ang Chen, Alvin M. Despain:
Low power state assignment targeting two-and multi-level logic implementations. ICCAD 1994: 82-87 - [c35]Ing-Jer Huang, Alvin M. Despain:
Generating instruction sets and microarchitectures from applications. ICCAD 1994: 391-396 - [c34]Ching-Long Su, Chin-Chi Teng, Alvin M. Despain:
A Study of Cache Hashing Functions for Symbolic Applications in Micro-Parallel Processors. ICPADS 1994: 530-537 - [c33]Ching-Long Su, Alvin M. Despain:
Branch with Masked Squashing in Superpipelined Processors. ISCA 1994: 130-140 - [c32]Ching-Long Su, Alvin M. Despain:
Minimizing branch misprediction penalties for superpipelined processors. MICRO 1994: 138-142 - 1993
- [c31]Chi-Ying Tsui, Massoud Pedram, Alvin M. Despain:
Technology Decomposition and Mapping Targeting Low Power Dissipation. DAC 1993: 68-73 - [c30]Iksoo Pyo, Alvin M. Despain:
PDAS: Processor design automation system. EURO-DAC 1993: 144-149 - [c29]Chi-Ying Tsui, Massoud Pedram, Alvin M. Despain:
Efficient estimation of dynamic power consumption under a real delay model. ICCAD 1993: 224-228 - [c28]Ing-Jer Huang, Alvin M. Despain:
Hardware/software resolution of pipeline hazards in pipeline synthesis of instruction set processors. ICCAD 1993: 594-599 - [c27]Barton Sano, Alvin M. Despain:
The 16-fold way: a microparallel taxonomy. MICRO 1993: 60-69 - [c26]Apoorv Srivastava, Alvin M. Despain:
Prophetic branches: a branch architecture for code compaction and efficient execution. MICRO 1993: 94-99 - [c25]Ing-Jer Huang, Alvin M. Despain:
An extended classification of inter-instruction dependency and its application in automatic synthesis of pipelined processors. MICRO 1993: 236-246 - 1992
- [j9]Peter Van Roy, Alvin M. Despain:
High-Performance Logic Programming with the Aquarius Prolog Compiler. Computer 25(1): 54-68 (1992) - [c24]Ing-Jer Huang, Alvin M. Despain:
High Level Synthesis of Pipelined Instruction Set Processors and Back-End Compilers. DAC 1992: 135-140 - [c23]Iksoo Pyo, Ching-Long Su, Ing-Jer Huang, Kuo-Rueih Pan, Yong-Seon Koh, Chi-Ying Tsui, Hsu-Tsun Chen, Gino Cheng, Shihming Liu, Shiqun Wu, Alvin M. Despain:
Application-Driven Design Automation for Microprocessor Design. DAC 1992: 512-517 - 1991
- [j8]Alvin M. Despain, Robert Yung:
An integrated prolog architecture for symbolic and numeric executions. Ann. Math. Artif. Intell. 4: 107-133 (1991) - [c22]Saul Amarel, Alvin M. Despain, H. Penny Nii, Louis I. Steinberg, Marty Tenenbaum, Peter M. Will:
AI and Design. IJCAI 1991: 563-568 - [c21]Bruce K. Holmer, Alvin M. Despain:
Viewing Instruction Set Design as an Optimization Problem. MICRO 1991: 153-162 - 1990
- [j7]Shreekant S. Thakkar, Michel Dubois, Anthony T. Laundrie, Gurindar S. Sohi, David V. James, Stein Gjessing, Manu Thapar, Bruce Delagi, Michael J. Carlton, Alvin M. Despain:
Scalable Shared-Memory Multiprocessor Architectures. Computer 23(6): 71-83 (1990) - [j6]Barry S. Fagin, Alvin M. Despain:
The Performance of Parallel Prolog Programs. IEEE Trans. Computers 39(12): 1434-1445 (1990) - [c20]Darren R. Busing, Vason P. Srini, Georges E. Smine, Michael J. Carlton, Alvin M. Despain:
The Aquarius IIU System. ICSI 1990: 38-46 - [c19]Bruce K. Holmer, Barton Sano, Michael J. Carlton, Peter Van Roy, Ralph Clarke Haygood, William R. Bush, Alvin M. Despain, Joan M. Pendleton, Tep P. Dobry:
Fast Prolog with an Extended General Purpose Architecture. ISCA 1990: 282-291 - [c18]Peter Van Roy, Alvin M. Despain:
The Benefits of Global Dataflow Analysis for an Optimizing Prolog Compiler. NACLP 1990: 501-515
1980 – 1989
- 1988
- [c17]Alvin M. Despain:
Prolog at Berkeley. COMPCON 1988: 64-67 - [c16]Tam M. Nguyen, Vason P. Srini, Alvin M. Despain:
A two-tier memory architecture for high-performance multiprocessor systems. ICS 1988: 326-336 - 1987
- [j5]Alvin M. Despain, Yale N. Patt, Vason P. Srini, Philip Bitar, William R. Bush, C. Chien, Wayne Citrin, Barry Fagin, Wenwei Hwu, Stephen W. Melvin, Rick McGeer, Ashok Singhal, Michael Shebanow, Peter Van Roy:
Aquarius. SIGARCH Comput. Archit. News 15(1): 22-34 (1987) - [c15]Barry S. Fagin, Alvin M. Despain:
Performance Studies of a Parallel Prolog Architecture. ISCA 1987: 108-116 - [c14]Hervé J. Touati, Alvin M. Despain:
An Empirical Study of the Warren Abstract Machine. SLP 1987: 114-124 - [c13]William R. Bush, Gino Cheng, Patrick C. McGeer, Alvin M. Despain:
Experience with Prolog as a Hardware Specification Language. SLP 1987: 490-498 - 1986
- [c12]Alvin M. Despain, Yale N. Patt, Tep P. Dobry, Jung-Herng Chang, Wayne Citrin:
High Performance Prolog, The Multiplicative Effect of Several Levels of Implementation. COMPCON 1986: 178-185 - [c11]Jonathan D. Pincus, Alvin M. Despain:
Delay reduction using simulated annealing. DAC 1986: 690-695 - [c10]Philip Bitar, Alvin M. Despain:
Multiprocessor Cache Synchronization: Issues, Innovations, Evolution. ISCA 1986: 424-433 - 1985
- [j4]Alvin M. Despain, Allen M. Peterson, Oscar S. Rothaus, Erling Wold:
Fast fourier transform processors using Gaussian residue arithmetic. J. Parallel Distributed Comput. 2(3): 219-237 (1985) - [c9]Jung-Herng Chang, Alvin M. Despain, Doug DeGroot:
AND-Parallelism of Logic Programs Based on a Static Data Dependency Analysis. COMPCON 1985: 218-226 - [c8]Alvin M. Despain, Yale N. Patt:
Aquarius - A High Performance Computing System for Symbolic/Numeric Applications. COMPCON 1985: 376-382 - [c7]Tep P. Dobry, Alvin M. Despain, Yale N. Patt:
Performance Studies of a Prolog Machine Architecture. ISCA 1985: 180-190 - [c6]Barry S. Fagin, Yale N. Patt, Vason P. Srini, Alvin M. Despain:
Compiling Prolog into microcode: a case study using the NCR/32-000. MICRO 1985: 79-88 - [c5]Jung-Herng Chang, Alvin M. Despain:
Semi-Intelligent Backtracking of Prolog Based on Static Data Dependency Analysis. SLP 1985: 10-21 - 1984
- [j3]Erling Wold, Alvin M. Despain:
Pipeline and Parallel-Pipeline FFT Processors for VLSI Implementations. IEEE Trans. Computers 33(5): 414-426 (1984) - [c4]Alvin M. Despain, Yale N. Patt:
The Aquarius Project. COMPCON 1984: 364-368 - [c3]Tep P. Dobry, Yale N. Patt, Alvin M. Despain:
Design decisions influencing the microarchitecture for a Prolog machine. MICRO 1984: 217-231
1970 – 1979
- 1979
- [j2]Alvin M. Despain:
Very Fast Fourier Transform Algorithms Hardware for Implementation. IEEE Trans. Computers 28(5): 333-341 (1979) - 1978
- [c2]Carlo H. Séquin, Alvin M. Despain, David A. Patterson:
Communication In X-TREE, A Modular Multiprocessor System. ACM Annual Conference (1) 1978: 194-203 - [c1]Alvin M. Despain, David A. Patterson:
X-Tree: A Tree Structured Multi-Processor Computer Architecture. ISCA 1978: 144-151 - 1974
- [j1]Alvin M. Despain:
Fourier Transform Computers Using CORDIC Iterations. IEEE Trans. Computers 23(10): 993-1001 (1974)
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from , , and to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from .
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2025-01-20 22:52 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint