Paul Coteus

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Sergey V. Rylov

> Home > Persons > Paul Coteus

Publications

2009
[c5]
- view
  authority control:
- export record
  dblp key:
  - conf/isscc/KimDFCKRF09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/KimDFCKRF09
Kyu-Hyoun Kim, Daniel M. Dreps, Frank D. Ferraiolo, Paul W. Coteus, Seongwon Kim, Sergey V. Rylov, Daniel J. Friedman:
A 5.4mW 0.0035mm² 0.48psrms-jitter 0.8-to-5GHz non-PLL/DLL all-digital phase generator/rotator in 45nm SOI CMOS. ISSCC 2009: 98-99
2008
[c4]
- view
  authority control:
- export record
  dblp key:
  - conf/isscc/KimCDKRF08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/KimCDKRF08
Kyu-Hyoun Kim, Paul W. Coteus, Daniel M. Dreps, Seongwon Kim, Sergey V. Rylov, Daniel J. Friedman:
A 2.6mW 370MHz-to-2.5GHz Open-Loop Quadrature Clock Generator. ISSCC 2008: 458-459

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.