default search action

combined dblp search
author search
venue search
publication search

ask others

Yi-Hsiang Lai

> Home > Persons

Person information

Refine list

refinements active!

zoomed in on ?? of ?? records

view refined list in

export refined list as

showing all ?? records

2020 – today

see FAQ

What is the meaning of the colors in the publication lists?

2024
[c11]
- view
  authority control:
- export record
  dblp key:
  - conf/issta/WangLYLZ24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/issta/WangLYLZ24
Ruixin Wang, Minghai Lu, Cody Hao Yu, Yi-Hsiang Lai, Tianyi Zhang:
Automated Deep Learning Optimization via DSL-Based Source Code Transformation. ISSTA 2024: 479-490
[i2]
- view
  - electronic edition via DOI (open access)
  - references & citations
  authority control:
- export record
  dblp key:
  - journals/corr/abs-2405-03067
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/abs-2405-03067
Ruixin Wang, Minghai Lu, Cody Hao Yu, Yi-Hsiang Lai, Tianyi Zhang:
Automated Deep Learning Optimization via DSL-Based Source Code Transformation. CoRR abs/2405.03067 (2024)
2022
[c10]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/PalLXZCCCYYPZ22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/PalLXZCCCYYPZ22
Debjit Pal, Yi-Hsiang Lai, Shaojie Xiang, Niansong Zhang, Hongzheng Chen, Jeremy Casas, Pasquale Cocchini, Zhenkun Yang, Jin Yang, Louis-Noël Pouchet, Zhiru Zhang:
Accelerator design with decoupled hardware customizations: benefits and challenges: invited. DAC 2022: 1351-1354
[c9]
- view
  authority control:
- export record
  dblp key:
  - conf/fpga/XiangLZCZPZ22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/XiangLZCZPZ22
Shaojie Xiang, Yi-Hsiang Lai, Yuan Zhou, Hongzheng Chen, Niansong Zhang, Debjit Pal, Zhiru Zhang:
HeteroFlow: An Accelerator Programming Model with Decoupled Data Placement for Software-Defined FPGAs. FPGA 2022: 78-88
2021
[j2]
- view
  authority control:
- export record
  dblp key:
  - journals/trets/LaiUXFRZ21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/trets/LaiUXFRZ21
Yi-Hsiang Lai, Ecenur Ustun, Shaojie Xiang, Zhenman Fang, Hongbo Rong, Zhiru Zhang:
Programming and Synthesis for Software-defined FPGA Acceleration: Status and Future Prospects. ACM Trans. Reconfigurable Technol. Syst. 14(4): 17:1-17:39 (2021)
[i1]
- view
  - electronic edition @ arxiv.org (open access)
  - references & citations
- export record
  dblp key:
  - journals/corr/abs-2105-03215
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/abs-2105-03215
Zhi Chen, Cody Hao Yu, Trevor Morris, Jorn Tuyls, Yi-Hsiang Lai, Jared Roesch, Elliott Delaye, Vin Sharma, Yida Wang:
Bring Your Own Codegen to Deep Learning Compiler. CoRR abs/2105.03215 (2021)
2020
[c8]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/LaiRZZCJ0SZ0ZCG20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/LaiRZZCJ0SZ0ZCG20
Yi-Hsiang Lai, Hongbo Rong, Size Zheng, Weihao Zhang, Xiuping Cui, Yunshan Jia, Jie Wang, Brendan Sullivan, Zhiru Zhang, Yun Liang, Youhui Zhang, Jason Cong, Nithin George, Jose Alvarez, Christopher J. Hughes, Pradeep Dubey:
SuSy: A Programming Model for Productive Construction of High-Performance Systolic Arrays on FPGAs. ICCAD 2020: 73:1-73:9

2010 – 2019

see FAQ

What is the meaning of the colors in the publication lists?

2019
[c7]
- view
  authority control:
- export record
  dblp key:
  - conf/fpga/LaiCHWYZCZ19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/LaiCHWYZCZ19
Yi-Hsiang Lai, Yuze Chi, Yuwei Hu, Jie Wang, Cody Hao Yu, Yuan Zhou, Jason Cong, Zhiru Zhang:
HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Reconfigurable Computing. FPGA 2019: 242-251
2018
[c6]
- view
  authority control:
- export record
  dblp key:
  - conf/fpga/ZhouGDZSJFLLVWZ18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/ZhouGDZSJFLLVWZ18
Yuan Zhou, Udit Gupta, Steve Dai, Ritchie Zhao, Nitish Kumar Srivastava, Hanchen Jin, Joseph Featherston, Yi-Hsiang Lai, Gai Liu, Gustavo Angarita Velasquez, Wenping Wang, Zhiru Zhang:
Rosetta: A Realistic High-Level Synthesis Benchmark Suite for Software Programmable FPGAs. FPGA 2018: 269-278
2016
[j1]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/LaiCJ16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/LaiCJ16
Yi-Hsiang Lai, Chi-Chuan Chuang, Jie-Hong R. Jiang:
Scalable Synthesis of PCHB-WCHB Hybrid Quasi-Delay Insensitive Circuits. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 35(11): 1797-1810 (2016)
[c5]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/LeeKLJ16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/LeeKLJ16
Nian-Ze Lee, Hao-Yuan Kuo, Yi-Hsiang Lai, Jie-Hong R. Jiang:
Analytic approaches to the collapse operation and equivalence verification of threshold logic circuits. ICCAD 2016: 5
2015
[c4]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/HuangLJ15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/HuangLJ15
Bo-Yuan Huang, Yi-Hsiang Lai, Jie-Hong Roland Jiang:
Asynchronous QDI Circuit Synthesis from Signal Transition Protocols. ICCAD 2015: 434-441
[c3]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/ShihLJ15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/ShihLJ15
Chun-Hong Shih, Yi-Hsiang Lai, Jie-Hong Roland Jiang:
SPOCK: Static Performance Analysis and Deadlock Verification for Efficient Asynchronous Circuit Synthesis. ICCAD 2015: 442-449
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/LaiCJ15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/LaiCJ15
Yi-Hsiang Lai, Chi-Chuan Chuang, Jie-Hong R. Jiang:
A General Framework for Efficient Performance Analysis of Acyclic Asynchronous Pipelines. ICCAD 2015: 736-743
2014
[c1]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/ChuangLJ14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/ChuangLJ14
Chi-Chuan Chuang, Yi-Hsiang Lai, Jie-Hong R. Jiang:
Synthesis of PCHB-WCHB Hybrid Quasi-Delay Insensitive Circuits. DAC 2014: 192:1-192:6

Coauthor Index

see FAQ

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.