default search action
27th RSP 2016: Pittsburg, PA, USA
- 2016 International Symposium on Rapid System Prototyping, RSP 2016, Pittsburg, PA, USA, October 6-7, 2016. IEEE 2016, ISBN 978-1-4503-4535-4
Session 1 - Keynote
- Onur Mutlu:
Keynote: rethinking memory system design. 1
Session 2 - Virtualization and Visualization
- Carlos Moratelli, Sergio Johann Filho, Marcelo Veiga Neves, Fabiano Hessel:
Embedded virtualization for the design of secure IoT applications. 2-6
Session 3 - Embedded Systems for Medical Applications
- Paulo Cezar Dantas, Andrea Sarmento, Adriano Sarmento:
A HW/SW embedded system for accelerating diagnosis of glaucoma from eye fundus images. 12-18 - Shen Feng, Mian Tang, Fernando Quivira, Tim Dyson, Filip Cuckov, Gunar Schirner:
EEGu2: an embedded device for brain/body signal acquisition and processing. 19-25
Session 4 - Performance and Prototyping with FPGAs
- Panagiotis Patros, Kenneth B. Kent:
Automatic detection and elision of reset sub-circuits. 26-32 - Corentin Damman, Gregory Edison, Fabrice Guet, Eric Noulard, Luca Santinelli, Jérôme Hugues:
Architectural performance analysis of FPGA synthesized LEON processors. 33-40 - Arief Wicaksana, Adrien Prost-Boucle, Olivier Muller, Frédéric Rousseau, Arif Sasongko:
On-board non-regression test of HLS tools targeting FPGA. 41-47
Session 5 - Real-time
- Lothar Thiele, Felix Sutton, Romain Jacob, Roman Lim, Reto Da Forno, Jan Beutel:
On platforms for CPS - adaptive, predictable and efficient. 48-50 - Akramul Azim:
Overloads in compositional embedded real-time control systems. 51-57 - Rahma Bouaziz, Laurent Lemarchand, Frank Singhoff, Bechir Zalila, Mohamed Jmaiel:
Efficient parallel multi-objective optimization for real-time systems software design exploration. 58-64 - Ankurkumar Patel, Troy Silloway, Fnu Qinggele, Yong-Kyu Jung:
Design of an expandable real-time simulation (eRTS) platform for multi-level rapid prototyping. 65-71 - Takeshi Ohkawa, Kazushi Yamashina, Takuya Matsumoto, Kanemitsu Ootsu, Takashi Yokota:
Architecture exploration of intelligent robot system using ros-compliant FPGA component. 72-78
Session 6 - System-on-Chip Prototyping and Simulation
- Tian Lu, Carlos Ortega, Jason M. Kulick, G. H. Bernstein, Scott Ardisson, Rob Engelhardt:
Rapid SOC prototyping utilizing quilt packaging technology for modular functional IC partitioning. 79-85 - Jakob Wenzel, Christian Hochberger:
RapidSoC: short turnaround creation of FPGA based SoCs. 86-92
Session 7 - Exploration and Design of Systems
- Perrin N. Ntafam, Eric Paire, Alain Clouard, Frédéric Pétrot:
Simulation driven insertion of data prefetching instructions for early software-on-SoC optimization. 93-99 - Kasra Moazzemi, Chen-Ying Hsieh, Nikil D. Dutt:
HAMEX: heterogeneous architecture and memory exploration framework. 100-106 - Umer Farooq, Roselyne Chotin-Avot, Muhammad Moazam Azeem, Maminionja Ravoson, Mariem Turki, Habib Mehrez:
Inter-FPGA routing environment for performance exploration of multi-FPGA systems. 107-113 - William L. Harrison, Adam M. Procter, Gerard Allwein:
Model-driven design & synthesis of the SHA-256 cryptographic hash function in rewire. 114-120 - Rabeh Ayari, Imane Hafnaoui, Giovanni Beltrame, Gabriela Nicolescu:
Schedulability-guided exploration of multi-core systems. 121-127 - Ayoub Nouri, Rahma Ben Atitallah, Anca Molnos, Christian Fabre, Frédéric Heitzmann, Olivier Debicki:
Transforming VHDL descriptions into formal component-based models. 128-135 - Xiang Chen, Jiachen Mao, Kent W. Nixon, Yiran Chen:
MORPh: mobile OLED power friendly camera system. 1-5
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.