default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID25th RSP 2014: New Delhi, India
- 25nd IEEE International Symposium on Rapid System Prototyping, RSP 2014, New Delhi, India, October 16-17, 2014. IEEE 2014
Prototyping approaches for real-time and flexible embedded systems
- Andres Gomez, Lars Schor, Pratyush Kumar, Lothar Thiele:
SF3P: a framework to explore and prototype hierarchical compositions of real-time schedulers. 2-8 - Till Fischer, Christian Köllner, Manuel Hardle, Klaus D. Müller-Glaser:
Product line development for modular FPGA-based embedded systems. 9-15 - Mostafa Rizk
, Amer Baghdadi, Michel Jézéquel, Yasser Mohanna, Youssef Atat:
Design and prototyping flow of NISC-based flexible MIMO turbo-equalizer. 16-21
Model-driven engineering, prototyping, and verification
- Nicolas Hili, Christian Fabre, Sophie Dupuy-Chessa, Dominique Rieu:
A model-driven approach for embedded system prototyping and design. 23-29 - Hui Chen, Guillaume Godet-Bar, Frédéric Rousseau, Frédéric Pétrot:
Device driver generation targeting multiple operating systems using a model-driven methodology. 30-36 - Syed Hussein Syed Alwi, Emmanuelle Encrenaz:
FSM-based properties and abstraction of components. 37-43 - Etienne Borde, Smail Rahmoun, Fabien Cadoret, Laurent Pautet, Frank Singhoff, Pierre Dissaux:
Architecture models refinement for fine grain timing analysis of embedded systems. 44-50 - Eleni Bougioukou, Athina Ntalla, Aspa Palli, Maria Varsamou, Theodore Antonakopoulos:
Prototyping and performance evaluation of a dynamically adaptable block device driver for PCIe-based SSDs. 51-57
Design and prototyping experiences
- Sujay Deb, Hemanta Kumar Mondal:
Wireless network-on-chip: a new era in multi-core chip design. 59-64 - Azim Abdool, Cathy-Ann Radix, Sean Rocke:
Exploration and assessment of memory architectures for densely-deployed embedded sensor networks. 65-71 - Jingjing Li, Konstantin Nasartschuk, Kenneth B. Kent:
System-on-chip processor using different FPGA architectures in the VTR CAD flow. 72-77 - Dipika Suresh, Amit Kumar Singh, Akash Kumar:
A multi-stage thermal management strategy for 3D multicores. 78-84
MPSoC design and challenges
- Ali Barzegar, Ehsan Saboori, Samar Abdi:
DRAC: a dynamically reconfigurable active L1 cache model for hybrid prototyping of multicore embedded systems. 86-92 - Ashraf El Antably, Nicolas Fournel, Frédéric Rousseau:
Lightweight task migration in embedded multi-tiled architectures using task code replication. 93-99 - Felipe G. Magalhaes, Sergio Johann Filho, Oliver B. Longhi, Fabiano Hessel:
Embedded cluster-based architecture with high level support - presenting the HC-MPSoC. 100-106 - Vivek Chaturvedi, Amit Kumar Singh, Wei Zhang, Thambipillai Srikanthan:
Thermal-aware task scheduling for peak temperature minimization under periodic constraint for 3D-MPSoCs. 107-113
Emerging technologies and applications
- Taemin Lee, Dongki Kim, Hyunsun Park, Sungjoo Yoo, Sunggu Lee:
FPGA-based prototyping systems for emerging memory technologies. 115-120 - Santanu Sarma, Nikil D. Dutt:
FPGA emulation and prototyping of a cyberphysical-system-on-chip (CPSoC). 121-127 - Daniel Balasubramanian, Abhishek Dubey, William R. Otte, William Emfinger, Pranav Srinivas Kumar, Gabor Karsai:
A Rapid Testing Framework for a Mobile Cloud. 128-134
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-11-11 21:16 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
