"Test Scheduling and Test Access Architecture Optimization for System-on-Chip."

Huan-Shan Hsu et al. (2002)

> Home

Details and statistics

DOI: 10.1109/ATS.2002.1181746

access: closed

type: Conference or Workshop Paper

metadata version: 2023-09-30

- view
  authority control:
- export record
  dblp key:
  - conf/ats/HsuHCWHWL02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ats/HsuHCWHWL02
Huan-Shan Hsu, Jing-Reng Huang, Kuo-Liang Cheng, Chih-Wea Wang, Chih-Tsun Huang, Cheng-Wen Wu, Youn-Long Lin:
Test Scheduling and Test Access Architecture Optimization for System-on-Chip. Asian Test Symposium 2002: 411-

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.