default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDFrancisco Garcia-Herrero
2020 – today
- 2025
[j33]Daniel Báscones
, Francisco Garcia-Herrero, Oscar Ruano, Carlos González, Daniel Mozos, Juan Antonio Maestro:
Protecting the CCSDS 123.0-B-2 Compression Algorithm Against Single-Event Upsets for Space Applications. IEEE Trans. Computers 74(3): 944-954 (2025)- 2024
- [j32]José Luis Imaña, Luis Piñuel, Yao-Ming Kuo, Oscar Ruano, Francisco Garcia-Herrero:
Efficient Low-Latency Multiplication Architecture for NIST Trinomials With RISC-V Integration. IEEE Trans. Circuits Syst. II Express Briefs 71(8): 3915-3919 (2024) - [c12]Sana Javed, Francisco Garcia-Herrero, Bane Vasic, Mark F. Flanagan:
Low-Complexity Linear Programming Based Decoding of Quantum LDPC Codes. ICC 2024: 1782-1787 - [c11]Handy Kurniawan, Laura Rodríguez-Soriano, Daniele Cuomo, Carmen G. Almudéver, Francisco Garcia-Herrero:
On the Use of Calibration Data in Error-Aware Compilation Techniques for NISQ Devices. QCE 2024: 338-348 - [c10]Handy Kurniawan, Valentin Savin, Carmen G. Almudéver, Francisco Garcia-Herrero:
Noise-Aware Compilation Techniques for Enhanced Fault-Tolerant Preparation of Polar Code States. QCE 2024: 400-401 - 2023
- [j31]Yao-Ming Kuo, Mark F. Flanagan, Francisco Garcia-Herrero, Oscar Ruano, Juan Antonio Maestro:
Integration of a Real-Time CCSDS 410.0-B-32 Error-Correction Decoder on FPGA-Based RISC-V SoCs Using RISC-V Vector Extension. IEEE Trans. Aerosp. Electron. Syst. 59(5): 5835-5846 (2023) - [j30]Yao-Ming Kuo, Francisco Garcia-Herrero, Oscar Ruano, Juan Antonio Maestro:
RISC-V Galois Field ISA Extension for Non-Binary Error-Correction Codes and Classical and Post-Quantum Cryptography. IEEE Trans. Computers 72(3): 682-692 (2023) - [c9]Julien du Crest, Francisco Garcia-Herrero, Mehdi Mhalla, Valentin Savin, Javier Valls:
Layered Decoding of Quantum LDPC Codes. ISTC 2023: 1-5 - [i1]Sana Javed, Francisco Garcia-Herrero, Bane Vasic, Mark F. Flanagan:
Low-Complexity Linear Programming Based Decoding of Quantum LDPC codes. CoRR abs/2311.18488 (2023) - 2022
- [j29]Yao-Ming Kuo, Francisco Garcia-Herrero, Oscar Ruano, Juan Antonio Maestro:
Flexible and area-efficient Galois field Arithmetic Logic Unit for soft-core processors. Comput. Electr. Eng. 99: 107759 (2022) - [j28]Luis Alberto Aranda, Oscar Ruano, Francisco Garcia-Herrero, Juan Antonio Maestro:
ACME-2: Improving the Extraction of Essential Bits in Xilinx SRAM-Based FPGAs. IEEE Trans. Circuits Syst. II Express Briefs 69(3): 1577-1581 (2022) - [j27]Alfonso Sánchez-Macián, Alonso Martín-Toledano, Jefferson Andres Bravo-Montes, Francisco Garcia-Herrero, Juan Antonio Maestro:
Reducing the Impact of Defects in Quantum-Dot Cellular Automata (QCA) Approximate Adders at Nano Scale. IEEE Trans. Emerg. Top. Comput. 10(2): 635-647 (2022) - [j26]Jefferson Andres Bravo-Montes, Alonso Martín-Toledano, Alfonso Sánchez-Macián, Oscar Ruano, Francisco Garcia-Herrero:
Design and implementation of efficient QCA full-adders using fault-tolerant majority gates. J. Supercomput. 78(6): 8056-8080 (2022) - 2021
- [j25]Javier Valls, Francisco Garcia-Herrero, Nithin Raveendran, Bane Vasic:
Syndrome-Based Min-Sum vs OSD-0 Decoders: FPGA Implementation and Analysis for Quantum LDPC Codes. IEEE Access 9: 138734-138743 (2021) - [j24]Luis Alberto Aranda, Oscar Ruano, Francisco Garcia-Herrero, Juan Antonio Maestro:
Reliability Analysis of ASIC Designs With Xilinx SRAM-Based FPGAs. IEEE Access 9: 140676-140685 (2021) - [j23]Francisco Garcia-Herrero, Alfonso Sánchez-Macián, Juan Antonio Maestro:
Low delay non-binary error correction codes based on Orthogonal Latin Squares. Integr. 76: 55-60 (2021) - [j22]Oscar Ruano, Francisco Garcia-Herrero, Luis Alberto Aranda, Alfonso Sánchez-Macián, Laura Rodriguez, Juan Antonio Maestro:
Fault Injection Emulation for Systems in FPGAs: Tools, Techniques and Methodology, a Tutorial. Sensors 21(4): 1392 (2021) - [j21]Francisco Garcia-Herrero, Gary McGuire, Mark F. Flanagan, Alfonso Sánchez-Macián, Juan Antonio Maestro:
Decoding Algorithm for Quadruple-Error-Correcting Reed-Solomon Codes and Its Derived Architectures. IEEE Trans. Circuits Syst. II Express Briefs 68(4): 1438-1442 (2021) - [j20]Francisco Garcia-Herrero, Alfonso Sánchez-Macián, Juan Antonio Maestro:
Combined Symbol Error Correction and Spare Through-Silicon Vias for 3D Memories. IEEE Trans. Emerg. Top. Comput. 9(4): 2139-2145 (2021) - [c8]David Villanueva Valentín-Gamazo, Neslon Tuesta Durango, Francisco Garcia-Herrero, M. Isabel Mansilla Blanco, M. Cruz Rey de las Moras:
Project-Based Learning with historic buildings: immersion in real training environments for the Degree in Technical Architecture. CINAIC 2021 - 2020
- [j19]Luis Alberto Aranda, Francisco Garcia-Herrero, Luis Esteban, Alfonso Sánchez-Macián, Juan Antonio Maestro:
Radiation Hardened Digital Direct Synthesizer With CORDIC for Spaceborne Applications. IEEE Access 8: 83167-83176 (2020) - [j18]Kyle W. Gear, Alfonso Sánchez-Macián, Francisco Garcia-Herrero, Juan Antonio Maestro:
Two Behavioural Error Detection Techniques for the Cascaded Integrator-Comb Interpolation Filter Implemented on FPGA. Circuits Syst. Signal Process. 39(11): 5529-5542 (2020) - [j17]Francisco Garcia-Herrero, Alfonso Sánchez-Macián, Juan Antonio Maestro:
Low-Latency and Low-Power Test-Vector Selector for Reed-Solomon's Low-Complexity Chase. IEEE Trans. Circuits Syst. 67-II(12): 3362-3366 (2020)
2010 – 2019
- 2019
- [j16]Gabriele Perrone, Javier Valls, Vicente Torres, Francisco Garcia-Herrero:
Reed-Solomon Decoder Based on a Modified ePIBMA for Low-Latency 100 Gbps Communication Systems. Circuits Syst. Signal Process. 38(4): 1793-1810 (2019) - [j15]J. M. Català-Pérez, Jesus Omar Lacruz, Francisco Garcia-Herrero, Javier Valls, David Declercq:
Second Minimum Approximation for Min-Sum Decoders Suitable for High-Rate LDPC Codes. Circuits Syst. Signal Process. 38(11): 5068-5080 (2019) - [j14]Javier Valls, Vicente Torres, María José Canet, Francisco Miguel Garcia-Herrero:
A Test Vector Generation Method Based on Symbol Error Probabilities for Low-Complexity Chase Soft-Decision Reed-Solomon Decoding. IEEE Trans. Circuits Syst. I Regul. Pap. 66-I(6): 2198-2207 (2019) - 2018
- [c7]Gabriele Perrone, Javier Valls, Vicente Torres, Francisco Miguel Garcia-Herrero:
High-Throughput One-Channel RS(255, 239) Decoder. DSD 2018: 110-114 - [c6]Vicente Torres, Javier Valls, María José Canet, Francisco Garcia-Herrero:
Soft-decision LCC Decoder Architecture with n=4 for RS(255, 239). NEWCAS 2018: 305-308 - 2016
- [j13]Jesus Omar Lacruz, Francisco Garcia-Herrero, María José Canet, Javier Valls:
High-Performance NB-LDPC Decoder With Reduction of Message Exchange. IEEE Trans. Very Large Scale Integr. Syst. 24(5): 1950-1961 (2016) - [j12]Jesus Omar Lacruz, Francisco Garcia-Herrero, María José Canet, Javier Valls:
Reduced-Complexity Nonbinary LDPC Decoder for High-Order Galois Fields Based on Trellis Min-Max Algorithm. IEEE Trans. Very Large Scale Integr. Syst. 24(8): 2643-2653 (2016) - 2015
- [j11]Jesus Omar Lacruz, Francisco Garcia-Herrero, Javier Valls-Coquillat, David Declercq:
One Minimum Only Trellis Decoder for Non-Binary Low-Density Parity-Check Codes. IEEE Trans. Circuits Syst. I Regul. Pap. 62-I(1): 177-184 (2015) - [j10]Jesus Omar Lacruz, Francisco Garcia-Herrero, David Declercq, Javier Valls:
Simplified Trellis Min-Max Decoder Architecture for Nonbinary Low-Density Parity-Check Codes. IEEE Trans. Very Large Scale Integr. Syst. 23(9): 1783-1792 (2015) - [j9]Jesus Omar Lacruz, Francisco Garcia-Herrero, Javier Valls:
Reduction of Complexity for Nonbinary LDPC Decoders With Compressed Messages. IEEE Trans. Very Large Scale Integr. Syst. 23(11): 2676-2679 (2015) - [c5]Jesus Omar Lacruz, Francisco Garcia-Herrero, Ma José Canet, Javier Valls, Asuncion Perez-Pascual:
A 630 Mbps non-binary LDPC decoder for FPGA. ISCAS 2015: 1989-1992 - 2014
- [j8]Francisco Garcia-Herrero, David Declercq, Javier Valls:
Non-Binary LDPC Decoder Based on Symbol Flipping with Multiple Votes. IEEE Commun. Lett. 18(5): 749-752 (2014) - [j7]J. M. Català-Pérez, Francisco Garcia-Herrero, Javier Valls, K. Liu, Shu Lin:
Reliability-Based Iterative Decoding Algorithm for LDPC Codes With Low Variable-Node Degree. IEEE Commun. Lett. 18(12): 2065-2068 (2014) - [j6]Francisco Garcia-Herrero, María José Canet, Javier Valls:
Nonbinary LDPC Decoder Based on Simplified Enhanced Generalized Bit-Flipping Algorithm. IEEE Trans. Very Large Scale Integr. Syst. 22(6): 1455-1459 (2014) - [j5]Francisco Garcia-Herrero, Erbao Li, David Declercq, Javier Valls:
Multiple-Vote Symbol-Flipping Decoder for Nonbinary LDPC Codes. IEEE Trans. Very Large Scale Integr. Syst. 22(11): 2256-2267 (2014) - [c4]Francisco Garcia-Herrero, David Declercq, Javier Valls:
A symbol flipping decoder for NB-LDPC relying on multiple votes. ISTC 2014: 203-207 - 2013
- [j4]Francisco Garcia-Herrero, María José Canet, Javier Valls:
Architecture of Generalized Bit-Flipping Decoding for High-Rate Non-binary LDPC Codes. Circuits Syst. Signal Process. 32(2): 727-741 (2013) - [c3]Erbao Li, Francisco Garcia-Herrero, David Declercq, Kiran K. Gunnam, Jesus Omar Lacruz, Javier Valls:
Low latency T-EMS decoder for non-binary LDPC codes. ACSSC 2013: 831-835 - [c2]Francisco Garcia-Herrero, Ma José Canet, Javier Valls:
High-speed NB-LDPC decoder for wireless applications. ISPACS 2013: 215-220 - 2012
- [j3]Francisco Garcia-Herrero, María José Canet, Javier Valls, Mark F. Flanagan:
Serial Symbol-Reliability Based Algorithm for Decoding Non-Binary LDPC Codes. IEEE Commun. Lett. 16(6): 909-912 (2012) - [j2]Francisco Garcia-Herrero, María José Canet, Javier Valls, Pramod Kumar Meher:
High-Throughput Interpolator Architecture for Low-Complexity Chase Decoding of RS Codes. IEEE Trans. Very Large Scale Integr. Syst. 20(3): 568-573 (2012) - [c1]Francisco Garcia-Herrero, María José Canet, Javier Valls:
Decoder for an enhanced serial generalized bit flipping algorithm. ICECS 2012: 412-415 - 2011
- [j1]Francisco Garcia-Herrero, Javier Valls, Pramod Kumar Meher:
High-Speed RS(255, 239) Decoder Based on LCC Decoding. Circuits Syst. Signal Process. 30(6): 1643-1669 (2011)
Coauthor Index
aka: Javier Valls
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
[+][–] Unpaywalled article links
Add open access links from 
to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
[+][–] Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the 
of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Add a list of references from 
, 
, and 
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
Load additional information about publications from 
.
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2025-03-10 20:48 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
