

CERN/DRDC 94-20 RD11 Status Report 9 May 1994 $(EAST note 94-16)$

Status Report: Embedded Architectures for Second-level Triggering (EAST)

J.Vermeulen (NIKHEF-H Amsterdam) F.Constantin, A.Gheorghe (Institute of Atomic Physics and Polytecnic Institute, Bucharest) E.Denes, G.Odor (Central Research Institute for Physics, Budapest) R.K.Bock (*), J.Carter, F.Chantemargue, R.Hauser, W.Krischer, I.Legrand, L.Lundheim, R.McLaren (CERN, Geneva) J.Renner-Hansen (NBI Copenhagen) D.Botterill, R.Hatley, J.Leake, R.Middleton, I.Newman, F.J.Wickens (Rutherford Appleton Laboratory, Didcot) D.Belosludtsev, N.V.Gorbunov, V.Karjavin, S.V.Khabarov (LHSE, JINR, Dubna) V.Dörsing, P.Kammel, A.Reinsch, H.U.Zühlke (Institut für Angewandte und Technische Informatik, Universität Jena) Z.Hajduk, W.Iwanski, K.Korcyl, P.Malecki, Z.Natkaniec (*Institute of Nuclear Physics, Krakow*)
R.Nobrega, J.Varela (*LIP, Lisbon*)
B.J.Green, J.Strong (*Royal Holloway and Bedford New College, London*) P.Clarke, R.Cranfield, G.Crone (University College, London) R.Hughes-Jones, D.Mercer (Manchester University) F. Klefenz, A.Kugel. R. Männer, K.H. Noffz, R. Zoz (Institute of Computer Science V, University of Mannheim) P.Bitzan, M.Kucera, J.Smejkalova (Inst.of Computer and Information Science, Prague) L.Levinson, M.Sidi (Weizmann Inst.of Science, Rehovot) L.Caloba, M.Seixas (Federal University, Rio de Janeiro) C.Balke, A.Borgers, J.Haveman, W.Lourens, A.Taal (Utrecht University) U.Gensch, H.Leich, U.Schwendicke, P.Wegner (Institute of High Energy Physics, Zeuthen) $(*)$ Spokesperson

$Summary$

with quite different detectors and hence algorithms. where some of EAST's ideas may be implemented on a shorter time scale, albeit the Hera-B project, which has similar timing constraints as LHC experiments, and serious attention. Some members of EAST also participate in setting up triggers for where the detailed study of second-level triggering has only recently been given responsibilities in ATLAS and EAST. Contacts in some areas exist also with CMS, physicists in ATLAS. Indeed, there is substantial overlap in personnel that take ATLAS working groups and depends on the contributions from trigger-oriented preparation. Collaboration with ATLAS is close in all areas; EAST participates in questions that still need better understanding for the experiments now in EAST has continued, over the last year, to focus most activities towards

93-12) have largely been met: The milestones set for EAST at the time of the last Status Report (CERN/DRDC

have run in October/November 1993 jointly with the RD6/RDl3 beam tests; the Router and two pipelined feature extraction devices (Enable and MaxVideo)

including an interface from the C40 to SCI; C40 digital signal processors, and will be tested in the H8 beam later this year, FEAST prototype hardware (now called the L2 buffer) has been prepared with

100 kHz, and will run in June with a tracking algorithm in beam tests; - DecPerle has demonstrated a realistic calorimeter algorithm running faster than

later this year in conjunction with the L2 buffer; buffer to an Alpha processor is being built, and will be demonstrated at least partly with some modifications to the original plan, an SCI interface from the L2

this has induced joint and larger-scale modelling activities directed by ATLAS; the understanding of the relevance of pilot implementations of critical components; overall simulations for the global decision part have been done, and have led to

been pursued, although the delivery of the CS-2 to CERN has been delayed; - the possible mapping of (part of) level-2 triggering onto an MPP machine has

consider this as a lower-priority investigation for the moment; manpower was available; due to the slow development in industry, we may also - the work on optical multi-fibre links has not progressed further, as no

expressed in the VDM $++$ language and an evaluation paper is available. - the AFRODITE project follows its time scale, a level-2 system has been

1. Second-level triggering, overview

extrapolations, a final system will eventually have to be costed. these are premature to discuss at this stage. Based on these choices and Even more choices exist in the technologies for transmission and processing, and expressing existing possibilities of parallelizing the architecture in different ways. problem structure leaves a wide variety of implementation choices, i.e. of working hypothesis in ATLAS; part of it is an option in CMS. The achieved second—level triggering. This decomposition has become widely accepted and a The past activity in EAST has resulted in a rather detailed decomposition of defining the terminology of the presentation. properties in Appendix A, but give here a few introductory remarks, mostly for reducing the architectural options to as few as possible. We expand the architectural Increasingly, in a joint effort mostly with ATLAS, EAST has been working on

candidate features (electrons, photons, muons, jets). concept relies on the level-1 trigger to identify those parts of the detector containing simplifies algorithms (only a specific phenomenon must be looked for). The Rol decomposes the problem (R01-s can initially be analysed independently), and algorithms (data outside RoI-s are not transmitted to the trigger structure), requirements in transmission from data buffers to processors executing the phenomena to be triggered. Using data only in RoI-s alleviates the bandwidth ('roads') in the detector in which the level-1 trigger has identified candidates for level-2 triggering, at least at high luminosity. RoI-s are spatially limited areas EAST has developed the quite fundamental Region—of-Interest (R01) concept for

in the trigger will result in architectural simplification and thus cost savings. dependent on the target physics. In general, reducing the requirements on precision continue to be the subject of detailed simulation studies, and may eventually be The extent to which data with full precision are effectively needed in level 2 will on all characteristic detector components, using full-granularity, full-precision data. The goal of EAST is to have solutions for implementations of level-2 algorithms

identifies three phases: The overall functional decomposition of the level-2 problem as used in EAST

Phase 1: Front-end buffering and collection of regions of interest

different subdetectors and for different RoI-s. builder'. We assume Rol collection to proceed independently and in parallel for indicates the whereabouts of RoI-s. This L1-guided unit is called a 'RoI-This operation is guided by a device realized outside the L2 data stream, which s) have to be selected by some mechanism, which we term 'RoI collection'. detector-dependent modularity. The raw data pertaining to regions of interest (RoInon-overlapping memory modules (structured into chips, boards, crates), in a The full raw detector data for level-l (Ll) triggered events are collected in local

Phase 2: Feature extraction: local processing of data in a R01 of a subdetector

changes in algorithms) will have to be foreseen. parameterized, it is not clear to what extent conceptual flexibility (i.e. profound closely coupled with the respective subdetectors. While they will have to be suitably party only has a weak signal. Feature extraction algorithms are expected to be avoid physics losses e.g. in regions of overlap, where each individual detector have to show if and to what extent this simple concept has to be diluted in order to exploit the natural double parallelism of RoI-s and subdetectors. Simulation will 'feature extraction'. Feature extraction algorithms have a locality that permit to corroborate or disprove the different physics hypotheses. This phase is called relevant physics information, like cluster or track parameters that can be used to of local raw data from a single subdetector into 'features', variables containing the Algorithms in the concept of Rol have the initial task to convert a limited amount

Phase 3: Global decision: RoI and event processing

invariably result also in algorithm changes. adapted to evolving physics understanding, and where detector changes will decision'. It is in the global decision that algorithms predictably will have to be from all Rol-s into an event decision. Both steps together are termed 'global limited to an Rol. This is then followed by an algorithm combining information subdetectors that relate to the same physics 'object', by an algorithm which is decomposition, the natural and efficient order of processing is to combine first all for forming an overall decision on the entire event. If one looks for further Physics features have to be collected from all subdetectors and from all Rol-s,

Hardware options

respectively (see the appendices for more details and for a discussion). completed. We call the two options the farm—based and the data-driven architecture note, although hybrid architectures are a very possible result of the studies yet to be architectures. For simplification, only two overall options are discussed in this Basic choices exist in expressing the implementation of the three phases as

of processors may also be permanently assigned to regions of the detector. general farm; local processors may be run as one farm per subdetector, but groups buffer, through a switching network. The global processors are organized as a respectively. Local processors receive their data from intelligent devices in the L2 layers of processors performing local feature extraction and global decisions purpose processors and network components. In the simplest scheme, there are two The "farm-based" approach uses standard commercial devices, general

problem, for reasons of flexibility. for the global decision, the network/farm approach is kept for this low-bandwidth pipelines of digital signal processors (DSP-s) have also been successfully explored pipelined mode and cope with the level-l rate of 100 kHz. Although data-driven Solutions based on field-programmable gate arrays have been shown to operate in a low-level programmability, are also used as feature-extraction processors. through field-programmable gate arrays. Devices based on the same principle of buffers. Typically, these would be implemented as local busses with control (sometimes called 'routers'), directly coupled to (or inserted upstream of) the L2 The "data-driven" approach uses low-level devices for ROI collection

2. Work in EAST

and our goal is to reduce the discussion to only few viable choices. options have already been discarded by the work in EAST over the last two years, will have to make definitive choices. We should note that some originally attractive of remaining options, that can be costed in detail at the time when LHC experiments possibilities available today. The collaboration's intended end result is a catalogue explored critical parts of the above architectural choices, using the technological In the following we will discuss in some detail how EAST activities have

introducing event parallelism in farms. This result should be interpreted as no more frequency of 100 kHz can be maintained by data-driven pipelined systems, without that by proper choice of hardware, for Rol collection and feature extraction a The conclusion so far can be summarized as follows: work in EAST has shown than a demonstration of one definitely possible implementation. Although presently not demonstrated, and presently somewhat at the leading edge of technology, farmbased systems have solid arguments going for them on some accounts, and we want to explore their components as they become available, jointly with the collaborations and the two projects specifically interested in fast switching devices, RD24 and RD31. We also believe that digital signal processors (DSP-s) with their combined communication and processing capability, have potentially a major rôle in building up trigger systems, and want to continue exploring them.

2.1 Activities and milestones of 1993/4

Beam test demonstrations of Router, Enable, MaxVideo

Together with project RD6, EAST has shown in beam tests (in H8) a demonstration of triggering at LHC speed using a TRT-specific RoI collector and two alternatives (Enable, MaxVideo) for feature extraction.

Shown in the laboratory to run faster than 100 kHz, and limited by transmission rather than processing, both devices have followed the much lower speed at the experiment (determined by the data acquisition). Results were recorded and shown to be bit-by-bit compatible with off-line programs. The more general pattern recognition capabilities of Enable will lead to further development of this device (see below), whereas the fully commercial and somewhat limited MaxVideo implementation will not be pursued further.

DecPerle

A DecPeRLe₁ system produced by the Paris Research Laboratory (PRL) of Digital, has been at CERN since January 1993. As a general Xilinx-based board, marketed in a small series for computer architectural prototyping and data preprocessing, DecPerle in our application is intended to demonstrate the data-driven execution of algorithms for quite different detectors, on the same hardware. An implementation of a calorimeter trigger algorithm has been shown to run faster than at 100 kHz on this device. A TRT trigger algorithm has been designed and tested by PRL, and again keeps processing at the speed of transmission. A hardware interface from the detector passes through a commercial HIPPI/Turbochannel of the planning of the June 1994 beam tests with RD6. board. All testing and integration is imminent at the time of writing, DecPerle is part

of interest, obviating the need for a switching network at this level. node, result in a natural multi-detector feature extraction system for a single region based feature extraction boards connected in this way to the same general-purpose DecPerle presently the Decstation, via Turbochannel). General-purpose FPGA boards can be locally interfaced to a single standard high-level processor (for extraction algorithms can be implemented by 'software'. Further, a small number of significance: On a single programmable hardware platform, totally different feature (and on Enable, which has a similar scope of development) have a major Successful implementations of significantly different algorithms on DecPerle

L2 buffer

processors (Enable, DecPerle). beam tests, using the same interface (Router Input Board) as used by the pipelined our purpose. The buffer memory is planned to be tested in the joint RD6/RDI] (replaceable daughter boards), of which some have been individually modified for uses boards from LSI (Loughborough, UK), containing multiple TIM modules processor TMS320C40 from Texas Instruments) does now exist as prototype. It A pilot implementation of a level-2 buffer with associated DSP (digital signal

Alpha/SCI

designed and assembled, including the Rol collection and feature extraction parts). Instruments (a figure in 6.2 below shows the full demonstrator system now being based level-2 system also incorporating TMS320C40 DSP-s from Texas Alpha workstation, all connected by SCI. This will form part of a prototype farm comprise 3 or 4 Alpha-based single-board computers (SBC—s) and a standard DEC Alpha processors and SCI is now well under way. The first system is expected to Design and implementation of a prototype global level-2 system based on DEC

more very soon. manufacturer. We have one such chip under test and are expecting delivery of some was 125 Mbyte/s, a rate as high as 180 Mbyte/s has been demonstrated by the become available. Although the original bandwidth target for the first CMOS chips First commercial implementations of the SCI protocols in CMOS have recently

and commissioning should begin in a few weeks. DECstation replaced by an Alpha. Fabrication of the interface is nearly complete with the original GaAs SCI interface replaced by the CMOS version, and the host The SCI interface for the Alpha workstation is based on a design by RD24, but

Alpha SBC-s. the Alpha workstation and it is planned to use the VxWorks real-time kemel on the of the PCI part is now well under way. OSF/1 will be used as operating system on The SCI part has been designed and is currently in manufacture, whilst the design interface has been completely specified and will be implemented in a modular way. The SCI connection to the Alpha SBC-s will be through the PCI bus. The

replaced, in collaboration with the Digital Joint Project, by an evaluation board The originally proposed Alpha, Futurebus+ based SBC solution has been chips. by the direct incorporation of PCI bus onto the Alpha processor and other support more attractively priced and has a higher level of on-board integration brought about targeted at OEMs in the PC market. This board is more suited to our needs, is much

Continued algorithm work

detector, and for a simple model of global decision. barrel and endcap TRT) of ATLAS in the 'Cosener's House' definition of the inner to date for feature extraction in three characteristic detectors (calorimeter, Si tracker, algorithms, which are being used as 'benchmarking suite'. They are reasonably up detectors. EAST has defined feature extraction and global decision making Algorithms have to be continually adapted to the evolving definitions of the

period of time - criteria not easy to satisfy, and not under our control. has to be accepted as significant by the collaboration, and kept stable over a lengthy transport and communication. For meaningful comparisons, such a complete model triggering is not primarily a question of general computing, but one of data characteristics and other detector-dependent parameters needed for modelling; parameters beyond purely algorithmic definitions: raw data formats, transmission members of EAST have taken responsibility (in ATLAS) for defining relevant detector design, based on which algorithm studies can proceed. In parallel, providing large samples of Ll-filtered signal and background data, for the same In order to update this 'suite', EAST also participates actively in ATLAS groups

implementation and modelling Global decision, comparative evaluation by small-scale

altemative (e.g.EAST note 94-l2). on DSP—s and transputers were also investigated, though, and found to be a realistic by general—purpose processors. Pipelined implementations of global decisons based soon, and algorithms in this phase need the flexibility and scalability only offered after feature extraction, switching seems quite realistic with the technology available for this phase: due to a much reduced number of connections and small packet sizes earlier, for this implementation only farm-based solutions are seriously considered benchmarking for potential transmission and processing components. As indicated physics channels, plus QCD background, have been used for extensive The existing decision algorithms, and simple data sets generated for six different

communication times are but a fraction of the problem understanding; their interplay measurements have not been done yet. Algorithm execution and basic solutions, but more than isolated algorithm benchmarking and transmission switch). All of these components compete potentially for their place in 'farm-based' become available commercially (ATM, SCI, fibre channel, C104 transputer processors, using their own fast links (C40) or networks or switches expected to HP 750. They connect in various ways among themselves and to feature extraction TMS320C40 DSP-s, Digital Alpha chips, Power PC (IBM RISC 60l), Sparc l0, of salt'). The compute nodes under consideration are Texas Instrument Appendix B, but for the moment are preliminary and have to be taken 'with a grain algorithm execution times and switching latencies (first numbers are given in Modelling requires well-understood input parameters: first results exist on (minimal operating system) play a substantial role. and additional network/switch latencies and interrupt delays in the real-time kemel

Other architectural possibilities

with Thinking Machines (CM-5) and Intel (Paragon). systems in the benchmarking, with the help of their manufacturers: contacts exist candidates to be used in such systems. It is intended to include other HPCN solution requires to build. In fact, HIPPI, FCS and SCI switches are among bandwidth switches and general-purpose processors much like the farm-based between communication and processing. HPCN systems have versatile high implementation should nevertheless give us better understanding of the interplay for the task of RoI collection with its hundreds or thousands of parallel inputs. The exercise is somewhat academic, because of the high cost of HPCN systems, at least (parallel) computers and network (HPCN) systems, starting with the CS-2. This investigation to port the trigger in parts or as a whole onto high-performance EAST has also used its 'benchrnark suite' for the L2 trigger in 1993 for an

had already been discarded. architectural solutions based on single-instruction-multiple-data (SIMD) hardware not considered a viable option at the present time. In earlier work in EAST, network-oriented special hardware, which is given much publicity in some areas, is optimization, but not as a possibility of implementation on hardware: Neural Neural—net-inspired solutions have been found helpful in some areas of algorithm from ITT, originally found very attractive, has not reached the vicinity of market. models outlined above, are not being pursued further. The low-level MIMD chip Possibilities to implement the trigger on other devices than pertaining to the

Optical links

manpower at CERN was not available. The work on optical multi-fibre links has not progressed further, as the foreseen

Formal system modelling using VDM++

work has been written. languages VDM and VDM++. An evaluation report on experience acquired in this specification of a feature extractor and a full L2 system in the formal specification The Esprit project AFRODITE has provided a translation of a high-level

2.2 Activities in 1994/5

headings. options'. The milestones of individual projects are, therefore, given under those appears increasingly relevant to discuss the planning in terms of 'collaboration collaborations, and their results are used in writing the Technical Proposals, it This section starts by an overview: as R&D projects move closer to the LHC

components. farm-based systems may not be implementable in practice with truly commercial farm-type solutions are, however, not yet understood in detail, and full-scale pure factors in their own right, and will have to be considered. The characteristics of programming, reconfiguration in case of malfunction of components, all are cost components, homogeneity, scalability, technological evolution, ease of level programmability, flexibility etc. Certainly, arguments like standardizing solutions are usually defended with the arguments of commercial availability, highexisting parallelisms and minimizing the number of processors. Farm-based arguably provide a simple and cost-effective solution, because using best the pipelined data-driven systems have been or are being demonstrated; they may data-driven and farm-based (see chapter l and appendix A). We already noted that information towards deciding about the two major architectural options still open, Work in EAST in 1994/95 must concentrate on providing a maximum of

discarding non-farming options for good. EAST proposes below to evolution) will be required before defining farm-based architectures and possibly projects and in the collaborations (and a better understanding of the general market ATLAS and CMS that substantially more exploratory work in the relevant R&D Appendix B, and expand the argument there. It is a conclusion also agreed in We list some of the results obtained in the course of the past farm-based work in

- work on farm—based pilot implementations in detail,
- continue and possibly terminate the pure FPGA-based data-driven studies,
- fann-based architecture. which can be used both in a pipelined (data-driven) and invest work in DSP-based systems; DSP-s can be seen as powerful hybrids

is likely to be more or less last year of RDll operating outside the collaborations. The following plan of work for the coming year is submitted suggesting that this

Beam tests

programmable gate arrays, and hence more likely to be adaptable to future changes. redesign of the Router Input Board became necessary. It is now executed in end electronics chain on the TRT (drift time will be read for the first time), a from there into the Alpha processor via SCI. Note that due to an entirely new front buffer including the C40 DSP will be added, and possibly data will also be routed elements: Router, Enable, and (new) DecPerle. In September, first tests with the L2 June·September 94 a more complete test of data-driven (and TRT-specific) The joint tests with RD6 in the H8 beam will continue, comprising in the period

as part of the ATLAS Barrel Sector Prototype (not operative before 1996/97). longer-range test of serious trigger options for multiple detectors is being proposed for later inclusion in designs of final data acquisition systems. In this spirit, a conditions; they believe this to be the best way of providing meaningful parameters architectural components to execute a multi—detector trigger (single Rol) in real-life is painfully slow. Members of EAST are eager to use the collaboration's various activity. Presently, event building from different detectors is done in software and The ATLAS testing in the H8 beam is foreseen to develop into a multi-detector

Milestones: mentioned below

including all stages from Rol collection to global decision. demonstrator will provide a full pilot implementation of a farm-based architecture

algorithms based on artificial neural networks is pursued, on DSP-s. themselves compete as feature extractors. In a similar spirit, the implementation of activity to boost C40-s by an FPGA-based coprocessor, so that these DSP-s can checking the reliability of architecture modelling. There is further an independent architecture. It will also be interesting to simulate this small system as a means of This demonstrator will be an important existence proof for a farm-based

completing the model. be beyond the scope of its activities, and does not foresee any resources for Appendix A) have not presently been specified; EAST, however, considers these to farm-based solution (Rol builder, processor scheduler, Rol distributor, see Note that several critical components running at 100 kHz and necessary for

network (3Q 95). coprocessor (4Q 94), evaluation of a C40-based switching and feature extraction testing and demonstration SCI/Alpha (4Q 94), implementing and testing a C40 with 94), integration of the SCI-PCI interface with the Alpha SBC-s (4Q 94), integrated implementations: commissioning of the SCI interface to the Alpha workstation (3Q modelling (EAST participates in an ATLAS-driven activity), and pilot Milestones: problem definition with all algorithm parts and transmission (4Q 94),

Global decision farm

simulation under way in ATLAS; as there is now a compelling deadline for ATLAS correlations in data between subdetectors. EAST participates in the trigger model after feature extraction, that has been based on statistical data, but ignores Present studies of global decision making in L2 are based on an intuitive data than 50cm). Several EAST notes describe the work of these groups. substantially longer link than foreseen with the original C40 link (limited to less built a C40 link implementation, pipelined over optical links and allowing a of C40 networks, which provides common software development tools and has institutes in EAST have already created a working group for common development the foreseen level-2 buffer, and a continuation of the DSP—oriented work. Several

synchronized or asynchronous equipment, without access to detectors. emulator has also been defined, which allows flow control and thus correctly tests For serious testing of multi-buffer situations, a new version of the existing

evaluate (4Q 94), study new DSP choices like the AD 21060 (1Q 95). benchmark Rol collection by the C40 (IQ 95), operate a pilot network of C40-s and Milestones: Provide an updated version of the SLATE emulator (4Q 94),

Feature extraction: data-driven solution

the European communities. obtained for a generalized Hough transform design through the INTAS program of principles of Enable and Decperle. lt should be noted that some support has been permutations will also have to be considered. The new board will be based on thresholded ('zero-suppressed') data as input; possibly, classical algorithms with proceeding to define if these can fall into the same class as the TRT, with trackers (Silicon or GaAs strips, microstrip gas chambers, muon chambers) is still and pattern-oriented (Hough transform, TRT). Work on algorithms for the sparse This will comprise few classes of algorithm types, cluster-oriented (calorimetry) define a board that can cater for all presently defined feature extraction algorithms. programmable at the gate level, must be addressed. EAST has, therefore, started to question of defining the bottlenecks and limits in generality of these solutions, boards, in the case of DecPerle even to run several on the same hardware, the DecPerle). While this establishes the possibility to run some algorithms on these extractors have already been done in the past, and will continue in 1994 (Enable, Tests with boards based on tield—programmable gate arrays (FPGA—s) as feature

95), implement and test a prototype board in FPGA-s (not before end 1995). simulate solutions using FPGA-s (IQ 95), prototype parts of it on DecPerle (IQ Milestones: define the generalized problem rigorously (3Q 94), project and

Feature extraction: general-purpose processors

to be considered. formatting aspects and address manipulation in the feature extractor will also have due to local bottlenecks, send Rol-s in a format unsuitable for processing, data interfaces to data switching, kernel delays, and processor scheduling. If L2 buffers, execution of pure processing algorithms, the interference of processing with the factors on processing time: the farm-based solution must include, beyond the pure feature extraction simulation, we want to address also the impact of other for the feature extraction, has already been done in part, as noted above. Beyond Benchmarking various RISC and other processors with the algorithms selected

to be evaluated at the ATLAS test beam later this year. Eventually, this A small-scale demonstrator based on C40, SCI and Alpha processors will start

RoI collection: data-driven solution

information which is presently not available. with realistic estimates of how ATLAS detectors plan to link to the L2 buffers, frontend-to-buffer transmission. These constraints will then have to be compared many Rol-s can be extracted, which latency and asynchronicity is allowed in builder can be specified, e.g. how many crates will have to house the Router, how constraints this solution imposes on transmission and on the functioning of the Rol a largely detector-independent solution can be implemented in principle. The models for data transmission between detector fronted and L2 buffer. It appears that hardware solution, programmable to cater for all detectors and adaptable to different presently under study, and first proposals are under discussion. The target is a The generalization of the existing and demonstrated 'Router' for the TRT is

detector-oriented, this should be funded out of an ATLAS budget. implementation may be suggested in the course of the year, but being strictly These studies will continue, in close collaboration with ATLAS. A scaled-down

(3Q 94). submit a proposal for a generalized data-driven Router to ATLAS working groups Milestones: test data-driven Router for TRT in beam (June/September 94);

RoI collection: intelligent buffer

of data selection for Rol collection and of memory management in general. an intelligent device attached to a memory allows a serious evaluation of the limits SCI ringlet, from where data can be sent to Alpha processors (see below). Having collection, possibly even feature extraction. The DSP will also be connected to an in principle, be connected via its links to a network of DSP-s which mediates Rol times of Rol collection algorithms in the DSP, for different detectors. The DSP can, The test of a prototype L2 buffer later this year will allow to measure execution

overall performance criteria in ATLAS. necessary (if any) for the DSP and the associated switching network, to satisfy the subdivision of this task is necessary, and what technology extrapolations are ATLAS). From this work it should become apparent, to which extent geographical system will then be made by a model (modelling work was initiated jointly with on transputer links. An extrapolation from such measured numbers to a full-scale jointly with RD24). lf available, it is also intended to include CIO4 switches based jointly with RD31), fibre channel (done with CERN's CN division), and SCI (done (where possibly Rol collection and feature extraction can be mixed), ATM (done Measurements will also be made for various switching networks: C40-based

area. between the efforts of different groups currently working independently in this on fibre channel. It would seem desirable to establish better communication processor of their system. The CMS collaboration is following similar ideas, based cards (CES RIO—s) and HIPPI interconnects, to include trigger studies in the RISC Also RDl3 is considering extending their DAQ studies with commercial readout

collaborations continues in its present form. For EAST, this means an evolution of R&D projects, outside institutes and CERN-based groups, and the LHC EAST works on the assumption that the present joint approach between different

of the level—2 nigger. set of data useful for first defining and then benchmarking the global decision phase to have a coherent data set for the Technical Proposal, we can hope to also derive a

available with processor interfaces. described above, an FCS set-up with IBM Power PC-s, and ATM when it becomes becomes meaningful. Potential demonstrators are based on the Alpha/SCI interface completed and fully understood, so that extrapolation to a full—scale system by the benchmark algorithms and data sets. The pilot implementations have to be suitability for the lower requirements of global decision making in L2, as defined an evaluation of Rol collection and feature extraction, but allow also to judge their network side, Power PC, Alpha and others for processors will serve not only for The pilot implementations based on ATM, fibre channel (FCS), or SCI on the

collection and a global decision farm. previous paragraph for work on SCI/Alpha, which may serve both in a Rol switching to board products with integrated interfaces (3Q 94). See also the commercial FCS switches and interfaces with Power processors, possibly Monte Carlo studies in ATLAS (3Q 94), provide pilot implementations on Milestones: Define a benchmark suite and test data derived from more realistic

Overall simulation and modelling

manpower level we can afford. Proposal. The EAST contribution to this activity will be kept at the highest focused on providing meaningful results on the time scale of the Technical solutions for feature extraction and for global decision. This work is presently to study optimal algorithms and provide data sets, and in modelling the farm EAST participates actively in ATLAS-driven activities around physics simulation

Milestones: No EAST-specific milestones defined.

$VDM++$

P55. of large physics programs, members of the team have also joined in the proposal experience gained in AFRODITE, and to confront it with the realities in the design description expressed in VHDL. ln order to disseminate formal specification VDM++. This will then be translated by an existing code translator into a hardware AFORODITE partners, to establish a definition of the data-driven Router in ob_jects used in VDM++ will be reused in simulation. We also intend, with other VDM++. The translation into a simulator language will be non-automatic, but the provide an architectural simulator based on a formal specification written in The continuation of EAST involvement in the AFRODITE project foresees to

Milestones: L2 architecture simulation based on VDM++ objects (3Q 94)

3. Collaboration administration

3. 1 Composition

activities and are no longer members of RDl 1. de Janeiro have joined the collaboration. Ecole Polytechnique have reoriented their In the past year, University College London and the Federal University of Rio

3.2. Work attribution over the next year

The subdivision of work inside EAST is as follows:

VDM++: Utrecht, CERN

3.3. Resources

is around 30 full-time equivalent. 600 KSf, of which 200 KSf for CERN. The overall EAST manpower involvement be somewhat lower than in the last year. We estimate next year`s total spending at spending some ATLAS money may alleviate budget restrictions, and forecasts will implementations and hardware demonstrations are foreseen. The possibility of For 1994/5 an unchanged level of activity is planned, and further pilot

R&D activities, and hence do not require a beam time allocation of our own. We will continue to perform beam tests only in conjunction with ATLAS or other

own budget at the level of 300 hours CERN. change. For some flexibility and for general access (visitors!), we again require our modelling, in the budget of the large users (mostly ATLAS). This situation will not The policy for CERN computing is to participate, for Monte Carlo work and

4. Acknowledgements

GPMIMD-2 and AFRODITE. pleasant collaboration with members of ATLAS, RD6, RD13, RD24, RD31, of Alpha processors and SCI. We also want to acknowledge the efficient and Project) in building up demonstrators and interfaces for our pilot implementations switch. We appreciate the good collaboration with Alberto Guglielmi (DEC Joint (IBM) and Ben Segal (CN) in starting up the measurements on the fibre channel acknowledged. We are further grateful for the efficient help provided by Tim Bell contribution of Gena Klyuchnikov (Protvino) to the DecPerle developments is also Laboratory, without whose help we would not have a DecPerle demonstrator. The Mark Shand, Philippe Boucard and Laurent Moll from the Digital Paris Research industry and in other projects. We want to express our thanks to Jean Vuillemin, We owe many of our results to the effective collaboration with partners in

following funding agencies and institutes: We acknowledge further gratefully the support given to projects in EAST by the

GSI Darmstadt **CERN** Commission of the European Communities DG XIII (Esprit) The Grant Agency of the Czech Republic The Polish State Committee for Scientific Research Fondarnenteel Onderzoek der Materie (POM), The Netherlands formerly part of SERC), United Kingdom Particle Physics and Astronomy Research Council (PPARC, Bundesministerium fiir Forschung und Technologie (BMPT), Germany 5. Publications, conference contributions, EAST Notes 1993/4

Publications and conference contributions:

- Feedforward Neural Networks and Digital Circuits, Neural Networks 6 (1993) 785 790. H.M.A.Andree, G.T.Barkema, W.Lourens, A.Taal, J.C.Vermeulen: A Comparison Study of Binary
- San Francisco, CA (1993) Finding and e/p Discrimination for ATLAS/LHC; acc. for publ. in Proc. IEEE Nucl. Sci. Symp., Klefenz F., Noffz K.-H., Zoz R., Männer R.: ENABLE - A Systolic 2nd Level Trigger Processor for Track
- Bus Systems '93, Munchen, Germany (1993) 298-296 by Massively Parallel Systolic Processors; in: Adams M., Eck C. Hilf W. etal. (Eds.): Proc. Open Manner R., GlaB J., Klefenz F., Kugel A., Noffz K.-H., Zoz R., Baur. R.: Real·Time Pattern Recognition
- September 93 Electron/Jet Discrimination ; presented at 'Calorimetry in High-energy Physics', Elba, Trigger System Based on Calorimeters and Using Neural Networks for Feature Extractionmand JM.Seixas, L.P.Caloba, M.N.Souza, A.L.Braga, A.P.Rodriguez, H.Gottschalk: A Second-level
- High-energy Physics', Elba, September 93 J.Renncr-Hansen: FEAST: A possible second-level trigger for ATLAS; presented at 'Calorimetry in

Research III", ed. K.-H Becks, D. Perret-Gallix, World Scientific, 1994: Physics, Oberammergau, October 1993, "New Computing Techniques in Physics Artificial Intelligence and Expert Systems for High Energy and Nuclear Contributions to the Third lntemational Workshop on Software Engineering,

- Pattern Recognition Tool H.M.A.Andree, W.Lourens, A.Taal and J.C.Vermeulen, Feedforward Neural Networks as an On-Line
- LHC second—level trigger R.K.Bock, J.Carter, I.Legrand: Real Time data-driven architectures simulated in concurrent C++ for the
- applied to a second-level trigger based on calorimeters J.M.Seixas, L.P.Caloba, M.N.Souza, A.L.Braga, A.P.Rodriguez, H.Gottschalk: Neural Networks
- J. Haveman, A.C. Balke, W.Lourens: Formal Methods in the design of a second-level trigger
- J .C.Vermeulen: Simulation of Data-Acquisition and Trigger Systems in C++

San Francisco, April 1994 (CHEP94): Contributions to the 1994 Conference Computing in High-Energy Physics,

Prototype, a 2nd Level Trigger Processor for the TRD of ATLAS/LHC Noffz K.-H., Zoz R., Kugel A., Klefenz F., Manner R.: Results of On-Line Tests of the ENABLE

processors P.Wegner, U.Gensch, H.Leich: A second-level trigger concept based on communicating digital signal

J.Strong: Local processing for a farm-based second·level trigger at LHC

forward neural network Tms320c40 DSP-FPGA-combination based system for the implementation of a real-time feed A.J.B0rgers, F.B.T.Golbach, A.W.Lodder, W.Lourens, A.H.D.Ockeloen, AJ.M.de Vries: Using a Ti

Bayesian classifier onto mesh-connected machines for a calorimeter pattern recognition task W.Lourens, A.W.Lodder, A.Taal: On the mapping strategy of a feed-forward neural network and a

triggers at LHC experiments Z.Hajduk, W.Iwanski, K.Korcyl, J.Strong: Modelling of local/global architectures for second-level

system J.M.Seixas, L.P.Caloba, A.L.Brage, E.Duarte: Global decisions with a neural second-level trigger

W. Lourens, A.C. Balke, I. Haveman:The formal developement method VDM++

EAST Notes since the last Status Report:

- I.C.Legrand, J.Varela) 28 January 1993 EAST note 94-01 Interactive communication and level trigger (R.K.B0ck, J.Carter, (also ATLAS-DAQ #10) EAST note 93-01 Test data for the global second-
J.C.Vermeulen) revision 1, 29 Nov 1993
-
- decision structures, Revision \tilde{I} (R.K.Bock, EAST note 94-02 A TRT Algorithm EAST note 93-03 Modelling of L2 global 1994
- AFRODITE/UU/JH/DOC/V1 February 1994 pipelined feature extractor in VDM EAST note 94-03 Results of On-line tests of the EAST note 93-05 The specification of a (rev.1)
- (S.Centro, E.W.Davis, P.Ni, D.Pascoli, EAST note 94-05 Theory and Technical Data using the Blitzen Parallel Machine 1994 EAST note 93-06 Results of Second Level EAST note 94-04 Experience with HIPPI from
- EAST note 93-07 HIPPI to TURBOchannel 1994
- EAST note 93-08 Status Report EAST 1 May #11, Minutes (R.K.Bock) 18 February 1994
-
- interest (R.K.Bock and J.C.Vermeulen) 28 EAST note 94-08 What can artificial neural other requirements for building regions of April 1994)
- al) 1 February 1994 March 1994 (also ATLAS DAQ #11) EAST note 93-11 The FEAST Project (P.Clark et trigger (R.K.Bock, J.Carter, I.C.Legrand) 22
- on the Intel i860 (Mats Jirstrand) 27 August Prototype in 1994 (S. Khabarov 1993
P.Lichard) 20 February 1994 EAST note 93-12 Implementation of the RoI task EAST note 94-09 Data Format for the TRT
- EAST note 93-13 The Router Problem EAST note 94-10 A calorimeter feature extraction
- processor (A.J.Borgers, F.T.Golbach, and April 1994 (draft) communication ports of the Texas EAST note 94-11 Algorithm benchmarks with EAST note 93-14 Data transfer rates using the 1994
- #10, Minutes (R.K.Bock) 15 October 93 E.Vuillemin) 1 April 1994
- EAST note 93-19 Notes on the FEAST meeting: EAST note 94-13 Second-level trigger feature
- ST note 93-21 Data transport with the Texas [I.C.Legrand) April 1994 (draft)
Instruments TMS320C40 DSP EAST note 94-14 Discussion of a generalised EAST note 93-21 Data transport with the Texas
- EAST note 93-22 Simulation of Data-Acquisition April 1994 (draft)
-

- #8, Minutes (R.K.Bock) 9 February 1993 system architecture (A.Borgers et al.) January EAST note 93-02 EAST collaboration meeting debugging tools for a multiple TMS320C40
	- 1993 in June 1994 (L.Lundbeim) 4 February 1994 J.Carter, I.C.Legrand, M.Novak) 21 April *Implementation suggested for the Beam Test*
	- $(J.Haveman)$ 4 March 1993. Also Enable Prototype $(K.H.Noffz$ et al.) 3
	- Trigger Algorithm on Spucal Calorimeter Beam tests (S.Khabarov et al.) February
	- 93/EI/114) Switching Units (P.Bitzan et al.) 5 February E. Siliotto) March 1993 (also DFPD Implementation of a Neural Network with
	- Interface (T.Anguelov) 22 March 1993 EAST note 94-06 East Collaboration Meeting
- EAST note 93-10 Input data specification and I.Legrand) (Also AFRO/CERN/JC/DOC/V3, #9, Minutes (R.K.Bock) 5 July 1993 (Ch.Balke, R.K.Bock, J.Carter, J.Haveman, EAST note 93-09 *EAST collaboration meeting* trigger systems for LHC experiments 1993 (also CERN/DRDC 93-12) EAST note 94-07 Specification of second-level
EAST note 93-09 EAST collaboration meeting trigger systems for LHC experiments
	- November 1993 **networks** do for the global second-level
	- on the Intel i860 (Mats Jirstrand) 27 August Prototype in 1994 (S.Khabarov and
	- 10 October 1993 in a data-driven model (I.Legrand) 20 March (P.Kammel, A.Reinsch, V.Dörsing) Rev.0, algorithm adapted for a DSP network running
	- Instruments TMS32OC4O digital signal Power PC processors (F.Chantemargue) 6
- EAST note 93-18 EAST Collaboration meeting Radiation Tracker on DECPeRLe₁ (Jean W.Lourens) Version 1.0, September 1993 EAST note 94-12 Specification for the Transition
	- Cracow, 1 Oct 93 (J.Strong) 18 October 1993 extraction algorithms (R.Hauser,
	- (J.C.Vermeulen) 18 October 1993 programmable Router (P.Kammel et al.) 28
- ATLAS detectors (R.K.Bock and (A.J.Borgers et al.) March 1994 (draft) EAST note 93-24 A readout model for some Texas Instruments' TMS32OC4O DSP 18 October 1993 **18 October 1993** gate array as a dedicated coprocessor for the and Trigger Systems in C++ (J.C.Vermeulen) EAST note 94-15 Using a field-programmable

APPENDIX A: Basic concepts of level-2 triggers

processors. small fraction (of order a few $\%$) of the data has then to be moved to the level-2 detector containing candidate features (electrons, photons, muons, jets). Only a frequency. The Rol concept relies on the level-l trigger to identify those parts of the requirement on providing data for algorithms from distributed buffers, at high 2 triggering, at least at high luminosity. This alleviates the very stringent bandwidth EAST has developed the fundamental Region-of-Interest (RoI) concept for level-

expected rates are not yet sufficiently understood for undertaking a serious study. scan of a full detector. Presently, however, the B's triggering problem and the where the example of low-pt electrons may well result in a need for an unguided Modifications to the principle of Rol may become necessary for B-physics,

simplification and thus cost savings. reducing the requirements on precision in the trigger will result in architectural simulation studies, and may even be dependent on the target physics. In general, precision are effectively needed in level 2, will have to be the subject of detailed full-precision data on all characteristic detectors. The extent to which data with full EAST studies solutions for implementations of algorithms using full-granularity,

detector-independent solutions). in particular the introduction of as few different components as possible (viz. translate into a maximum use of commercial components, standard interfaces, and technologies will, obviously, require architectural adaptation. These criteria be absorbed as easily as possible in the system, the limit being that some new driven by our application, we will have to ensure that technology improvements can data acquisition system. As we are dealing with a market that evolves fast and is not robustness, ease of control and maintenance, and readily embedded in the overall least for an entire detector component, including the usual constraints of flexibility, demonstrated partial solution can be envisaged to hold for the entire detector, or at In all implementations, it must be a guiding principle that any proposed or

level-2 problem, into three phases. The following paragraphs outline the overall functional decomposition of the

of interest Phase 1: Front-end buffering and collection of regions

hardware) for the entire data acquisition system with the L2 buffer. a serious goal to commence the 'standardization' (viz. detector-independent are accumulated according to a detector-specific granularity in the L2 buffer. It is information over the duration of level-2 (L2) operation, the so-called latency. Data modules (chips, boards, crates). The collection of these memories needs to hold full transmitted via cables or fibres and collected in local non-overlapping memory Raw detector data, after a level-1 $(L1)$ trigger has occurred, are naturally

conversion ('feature extraction') is achieved by an algorithm working on local subdetector into variables containing the relevant physics message ('features'). This The concept of RoI results in algorithms that convert local data from a

DRDC 94-20, page 18

be available, two functions must be implemented: subsets of data only as indicated by the results of L1, the RoI-s. For this data set to

buffers: Rol-s do, in general, extend across the boundaries of buffers. parallelism does not, however, match directly the parallelism of readout or L2 RoI parallelism, i.e. deliver data for different Rol-s simultaneously. This collecting data in L2 buffers. All intended implementations could make use of the will exist in the implementation, as substantial variety exists in the modularity of mechanism, which we term 'RoI collection'. Detector-dependent differences The data pertaining to regions of interest (Rol-s) have to be selected by some

clusters. themselves actively participate in the Ll decision, like lower-threshold calorimeter 'drives' the Rol collection. Note that this is true even for RoI—s that do not regions of interest (Rol-s). This L1·guided unit is called a 'RoI-builder' and A device realized outside the L2 data stream has to indicate the whereabouts of

We assume that RoI-s are collected independently for different subdetectors.

a Rol of a subdetector Phase 2: Feature extraction: Local processing of data in

subdetector only has a weak signal. losses e.g. in regions of overlap of detector parts (e.g. barrel/end cap), where each if and to which extent this simple concept has to be diluted in order to avoid physics natural double parallelism of Rol-s and subdetectors. Simulation will have to show processing. Feature extraction algorithms have a locality that permit to exploit the hypotheses. This phase is called 'feature extraction', a term taken from image parameters that can be used to corroborate or disprove the different physics are variables containing the relevant physics message, like cluster or track limited amount of local raw data from a single subdetector into 'features'. Features Algorithms in the concept of Rol have a clear and simple task: to convert a

Phase 3: Global decision: RoI and event processing

possibly by quantities derived from them, must then be shared by all physics against the same set of data. That data set, i.e. all features from all Rol-s, amended advantage of another natural parallelism, that of testing multiple physics hypotheses parallel processors. If this is the adopted architecture, one may want to take to express the strategy also by a corresponding implementation in separate and strategy, it is by no means necessary (although possible and possibly cost-effective) all Rol-s into an event decision. While this seems the most inviting algorithm decision variables which are again local (same Rol), and follow this by combining combine first all subdetectors that have 'seen' the same physics 'object', into multiple sets of features, that the natural and efficient order of processing is to apparent, if one decomposes further the part of the algorithm dealing now with unchanged and constitutes a stumbling block for many high-level devices. It is quite data transmission, although the trigger frequency of 100 kHz is, of course, feature extraction, so that implementations of this phase have less of a problem with on the entire event. The bandwidth requirements are substantially reduced by collected from all subdetectors and from all Rol-s, for forming an overall decision Once raw data have locally been converted to physics features, these have to be

processes. This data-driven decision architecture has been modelled in EAST, but is not presently proposed for implementation, because of manpower limitations.

Implementation options

We have, so far, avoided discussing the hardware on which these algorithms or algorithm parts are implemented. In fact, basic choices exist that lead to quite different architectures. We will discuss here two overall options showing the basic choices in a pure way. Both of these are still under study and have specific advantages that seem to make it worthwhile studying them in more detail, before potentially discarding one for good reasons. We call them the farm-based and the data-driven architecture. A more detailed discussion of these options follows next. Note that practical implementations are unlikely to follow such a pure solution for all detectors; hybrid implementations are quite possible and potentially the most cost-effective overall.

The "farm-based" approach uses standard general-purpose processors and commercial network components. In the simplest scheme, there are two layers of processors performing local feature extraction and global feature combination respectively. Local processors receive their data from intelligent devices in the L2 buffer, through a switching network. The global processors are organized as a single general farm; local processors may be run as one farm per subdetector, but groups of processors may also be permanently assigned to regions of the detector.

The "data-driven" approach uses low-level devices for ROI collection (sometimes called 'routers'), directly coupled to (or inserted upstream of) the L2 buffers. Typically, these would be implemented as field-programmable gate arrays. Devices based on the same principle of low-level programmability, are also used as feature-extraction processors. Solutions based on field-programmable gate arrays seem to be adequate to satisfy the characteristic constraint applied to this solution, which is that processors operate in a pipelined mode capable of coping with the level-1 rate of 100 kHz, and hence obviate the necessity of event parallelism in a farm. The network/farm approach is, however, kept for the low-bandwidth problem of global decision making, as above.

We will now discuss the characteristics of these models in more detail.

RoI collection

In the farm-based approach, data arrive in the multiple L2 buffers and remain stored locally. They can be 'written' by an intelligent programmable device attached to the buffer, to the relevant feature extraction processor, provided the device knows which data and to which processor to send. Data can also be 'read' from the L2 buffer by the device implementing the feature extraction algorithm, if that has knowledge about the buffer addressing scheme. In both cases, the foreseeably large number of local buffers requires many potential connections to the feature extraction devices. A switching device of some generality, custom-made or commercial, becomes then a necessary and critical element. Bandwidth requirements for this device will be an important constraint.

In the data-driven hypothesis of implementation, good nearest-neighbor connectivity among buffers is assumed, so that specialized devices can extract and format, possibly preprocess data before sending them to feature extractors. To achieve this broad access to buffers may be difficult and lead to complications. In fact, access to the (deep and well-managed) L2 buffer is not mandatory, if data connectivity needed for Rol collection. come sufficiently synchronized to pass through a shallow buffer with the

Feature extraction

synchronizing will then become necessary. case' scenarios into account and/or smooth out the variations by buffering. Re processors that keep up with overall frequencies of decision have to take 'worst If data determine to an important extent the algorithm execution time, then indicated if algorithm execution times depend little or not at all on the data content. the imposed overall decision frequency of 100 kHz. This approach is particularly hardware units in a pipelined way (viz. in functional decomposition), maintaining In the data-driven concept, feature extraction algorithms are executed on suitable

segmentation (inside a subdetector) can be envisaged. too large, and the resulting communication bandwidth too high, geographical (L2 buffers) to all possible processors (the number may be large). If numbers get A general switching network is then required which connects all possible sources spread onto a farm of processors, which can be scheduled according to availability. In the farm-based approach, the execution of feature extraction algorithms is

Global decision

flexibility and scalability only offered by general-purpose processors. phase can be less rigorously defined before implementation, and are in need of the equipment seems definitely realistic. An added argument is that algorithms in this requirements after feature extraction, switching based on commercially available earlier: due to much reduced number of connections and lower bandwidth extraction is based on the hypothesis of farming. The argument has been made In both the data-driven and the farm-based concept, the processing after feature

APPENDIX B: Data-driven versus farm-based architecture

might not be optimal with respect to driven solutions for Rol collection and feature extraction. However, these solutions EAST has invested substantial efforts in demonstrating the feasibility of data

constraints on synchronicity in data transmission reconfigurability for new concepts, like Rol-free B-physics commercial availability and maintenance upgradability scalability flexibility

components commercial when produced by a small company according to an scalability or upgradability are needed? at which price do we stop needing them? are interpreting the list. Questions that need much more studying are : what flexibility or course, the same for any implementation; the proposed solutions are different in oriented approach based on very much the same arguments). The wish list is, of (the list is from an ATLAS discussion, but CMS bases its resolutely farm

if a trigger designed for high luminosity is also used for B-physics? experiment's specifications? Which performance degradation (e. g.rate) is acceptable

choices will be taken with all information available in the collaborations. acquired over the next two or three years, so that these economically relevant alone discard one or the other. Instead, much more detailed understanding has to be therefore, that the time has come to confront these quite different architectures, let a clear way, and extrapolations into the future are necessary. We do not believe, show that the commercial offerings today do not permit to differentiate solutions in components, and will attempt to discuss possible extrapolations. We believe that we elements of farms in the various parts of the L2 trigger, based on available We will in the following present what knowledge is available, today, about the

What information is available today?

subdetectors and five RoI-s on average, at a 100 kHz event rate. execution time translate into an additional 200 processors, if we assume four for a single Rol and subdetector combination; an added 100 microseconds in processor architectures was attempted. Note that for feature extraction, results are all times are given for the best available processor. No optimization to specific microseconds. Global decisions take of the order of 200 microseconds on average; millisecond, first estimates for the neglected overheads are in the hundreds of EAST notes. Feature extraction algorithms execute typically in around a 'local in RoI' or 'global'). The results are preliminary and documented in recent unpacking information or address manipulation (from 'local in readout module' to interference with communication, nor the necessary 'service functions' like making extensive use of look-up tables), and contain no system kemel overheads or measured execution times. These algorithms are conceptually optimized (e.g. global decision algorithms, onto most of the market-leading processors, and EAST has taken its benchmark suite including both feature extraction and

parallel cables limited to 25m length. buffer. HIPPI does not look like a possible candidate due to the bulky 32-bit programmed processor which takes data from the HIPPI destination to a local sustained connection. This degradation is largely due to the use of a VMEsystem in the H8 beam), 30 Mbytes/s have been quoted as limit for large blocks and (reported by NA48). In a different real-life implementation (RDl3's data acquisition HIPPI, 70 to 80% have been realized for transmission and over the switch and switching between a few ports. Of the theoretically possible 100 Mbytes/s of information on commercial equipment is available for HIPPI, used for transmission On communication and switching devices, theoretical and measured

up to about 20 Mbytes/s have been realized and will be available soon. In principle, understanding and more measurements are required. Hardware for ATM switches 100 microseconds and substantial processor overhead may be inferred, but better measured NetComm rates for small packet size, a switching latency in excess of (strongly packet-size dependent) fraction only is achieved. Interpreting the NetComm switch runs at a theoretical maximum of 12.5 Mbytes/s, of which a chips of SCI (from RD24), and for one ATM realization (NetComm DV2). The which is of little concern). Early transmission results exist also for the prototype 100 kHz (switching latency limits frequency, as opposed to transmission latency, yet). From its specifications, there is likely to be a switching latency problem, at made available recently (but no results meaningful for our context were extracted As mentioned above, a fibre channel (FCS) switch with interfaces has also been

in quite some detail. realized those. Both SCI and ATM for faster theoretical speed have been simulated the standard also def`ines higher bandwidth options, but manufacturers have not

components. required frequency remains at 100 kHz and poses potential problems to switching extraction, we deal with fewer ports, and substamtially smaller data packets, but the can not be made on the suitability of existing commercial devices. After feature switch mediating Rol collection. Even for the global decision task a clear statement available commercially today can with confidence be called a candidate for a viable to start in ATLAS. It is probably not unfair to state that none of the devices not been defined, and will need careful simulation. This modelling activity is about a Rol/subdetector combination. Their spread into geographical areas and in time has together constitute up to 1 kbyte of data, to be switched into each processor serving Needed for Rol collection into feature extractors are typically multiple blocks that

What extrapolation is possible to the future?

that situation may remain unchanged in the future. readily available commercially. Given the demands on the high-volume markets, chips, whereas board products have not evolved in price the same way, and are not private homes and in engineering applications. Note that the argument refers to bare capacity/price has been driven by the explosive use of PC-s and workstations in below one thousand, and thus become quite manageable. This evolution of that the thousands of processors that seem necessary today, will reduce to a number or price), and that algorithm optimization will contribute, then we can be confident exponential curve (a factor two every two to three years, for no increase in Si size semiconductors to extrapolate from. Assuming we are allowed to continue the On the processor side, there are decades of development both of architecture and

architecture, and is not restricted to farm-based solutions. designs. This 'commerciality' will, of course, be accessible to components of any company, regardless if designed by a collaboration or taken from commercial interfaces, switches) are such that they will have to be mass-produced by a noted that for the final LHC systems, the numbers of boards (processors, to a large number of processors may remain prohibitive in cost. It should also be open (accessible to any vendor) nor easily available commercially. Interfacing them are built into modern parallel supercomputers (HPCN systems), which are neither correction. Our specifications could be much closer to the switching capabilities that primarily due to different requirements in latency, flow control, and error collection at 100 kHz is beyond the requirements in the future Telecom market, with confidence today. It is quite likely that the switching requirement for RoI oriented products that satisfy our requirements, such extrapolation can not be made data superhighways and high-definition television will leave us with Telecommuch past to extrapolate from. Although it is not excluded that the introduction of not be predicted easily for communication and processor interfaces: there is not community today). An evolution nearing the performance curve of processors can perhaps surprisingly, in the high-performance (parallel) computing and networking communication (as an aside: statements of the same content are being made, Our problem, however, is not primarily one of compute power, but one of

And digital signal processors?

intermediate link between the 32-bit general-purpose processor and FPGA-s. constructing intelligent networks from them. They can constitute an ideal be arranged into farms, but also into pipelined architectures, and their links allow seem to develop their characteristic performances at least as fast as RISC-s; they can processor, with added and properly integrated communication capability. DSP-s (DSP-s), which have typically compute performances approaching that of a RISC done enough justice to the combined power inherent in digital signal processors switches on the one, field-programmable gate arrays on the other side. We have not The above discussion was kept very polarised to general-purpose processors and

94, or on even newer products. TMS320C40, tomorrow interest may focus on the AD21060, announced for July combined computing and communication. If today's favorite model is the groups involved mostly have past experience with transputers, an early device that FPGA-s as co-processors, and an interface to a (long—distance) optical link. The could be mediated by a network of DSP—s. Other activities concern their linking to In EAST, several groups cooperate to explore, how the switching mechanism

gate arrays, from which data-driven devices are made. bone', in all likelihood), and the 'diff`icult' lower-level devices like programmable purpose processors (except that in practice also these will be optimized 'to the present difficulties of implementation somewhere in between the 'easy' general several EAST notes on the C40). Superficially, DSP-s can be seen as devices that thorough understanding of the device's architecture and intemal pipelines (see both. Efficient interplay between communication and processing in DSP-s needs between 'farm-based' and 'data-driven`, allowing to incorporate the best features of devices in the L2 trigger. In particular, they may constitute the necessary bridge to make a major and generic contribution to understanding the eventual role of these DSP-s, but the EAST activities and milestones including DSP developments intend Presently, no simple and cheap general solution has been proposed based on

What can we conclude?

simply not come. relevant know-how. The time for confronting the possible architectural choices has to continue exploring alternative avenues and to build up further the potentially efficient general-purpose message passing in a specific machine, then it is important of flow control) devices, and HPCN proprietary switches remain confined to Telecom market offers only low-bandwidth and modest-reliability (because devoid communication and switching equipment will leave us with a possibility that the If we accept that the extrapolation for 'affordable, robust and commercial'

developments. more specialized projects RD24 and RD3l, staying as close as possible to market activities on farm·based solutions, jointly with other interested groups and with the DSP-based switching and processing. EAST finally proposes to step up its proposes to continue spending effort for good understanding and implementing must remain available to the high-energy physics community. EAST further driven processing; this work must be completed, documented, and the know-how EAST has explored and proposes to continue exploring and generalizing data

 $\frac{1}{2}$ $\frac{d\mathbf{r}}{d\mathbf{r}} = \frac{1}{2} \mathbf{r}^2$ ļ. $\frac{1}{2} \sum_{i=1}^n \frac{1}{2} \sum_{j=1}^n \frac{1}{2} \sum_{j=$