EUROPEAN ORGANIZATION FOR NUCLEAR RESEARCH

CORN DRDC $91 - 23$

 γ,γ .50

CERN/DRDC/91-23 DRDC/P16 Add. 2 22 March 1991

Addendum to

A SCALABLE DATA TAKING SYSTEM

AT A TEST BEAM FOR LHC

This addendum contains the development of the ideas proposed in the DRDC/P16 [1] and is intended to answer the referees' requests about the scopes and the activities of the project.

It also presents the new configuration of the collaboration, which, as already indicated in [1], has grown to include new members and two new groups.

 $\mathbf{1}$

CERN, Geneva, Switzerland G. Momacchi, M. Pentney, S. Stapnes, N. Zaganidis C.P. Bee, R. Bonino, S. Hellman, R. Iones, L. Mapelli*,

Dipartimento di Fisica dell'Llniversita' e Sezione INFN di Pavia, Italy F. Pastore, G. Polesello G. Ambrosini, R. Ferrari, G. Fumagalli, A. Lanza,

INFN - Laboratori Nazionali di Frascati Dipartimento di Fisica dell'Universita' e Sezione INFN di Roma "Tor Vergata" respectively R. Cardarelli, M.L. Ferrer, G. Mirabelli

Dipartimento di Fisica dell'Universita' e Sezione INFN di Roma, Italy

SEIPE - STEN, C.E. Saclay, France M. Huet,]. Pain,].R. Poggioli M. Aguer, T. Choulette, M. Coret,].L. Fallou,

* Spokesperson

INTRODUCTION

as a development of ideas proposed in DRDC/P16: Since the open presentation we have continued to work on the following items

- 1. Hardware layout
- 2. Front-end system software
- 3. Software layout and development
	- 3.1. Software layout
	- 3.2. Software development
- 4. Use of system
	- 4.1. Detector data taking
	- 4.2. Event building studies
	- 4.3. Examples of applications
- 5. Summary of phase 1 activities.

1. HARDWARE LAYOUT

the front-end processor (see sections 2 and 3.1). running a real-time UNIX operating system and the data acquisition software in front-end processor. During phase 1 we will investigate the feasibility of additional demands on the hardware configuration, in particular the resident monitoring and control. The R&D activities of the project proper will put front·ends, recording data on permanent storage and allowing online thus requires a host computer capable of acquiring data from VME and CAMAC based electronics. The minimal system to ensure data-taking for the detectors During phase 1 detectors will gradually move from CAMAC based to VME

the data and instruction caches are used efficiently. processor from the chore of moving large blocks of data and helps to ensure that example, the board features a dedicated DMA controller circuit that frees the the RAID module is very well suited to real-time data acquisition in VME. For will thus become commercially available. We believe that the architecture of system. The necessary software drivers for a number of other VME modules motivated by CES's decision to support the LynxOS real-time UNIX operating around the MIPS R3000 RISC processor. Our choice of this processor is concentrating our investigation on the CES RAID8235 module which is built The above requires a powerful resident processor. At present we are

requirement that the system should be able to scale smoothly into such a functionality at later stages a multi-crate system will be essential. The from the system and interface it directly to a host. Secondly, for full prototypes. During setting up and tests one can easily decouple a detector crate for several reasons. Firstly, this increases the autonomy of the detector one·crate configuration, we have chosen a multi-crate system from the outset requirements. Although one might consider implementing such a system in a Figure 1 shows one possible implementation which would meet our

modules could meet our requirements. which modules will be used in the system, we show in figure 1 how existing system from the start. Although no final decision has been taken as to exactly configuration more than justifies the extra overhead of installing a multi·crate

CES (see section 5). test a prototype of the CES Sbus-VIC interface, SVIC 7213, in collaboration with rather than to VME is that it makes for a more flexible architecture. We plan to system philosophy. An advantage of directly interfacing the host to the VIC-bus subject of a forthcoming international standard and thus fits in with our open system, using for example the CES VIC 8250/8251 modules. The VIC-bus is the VIC-bus. We have decided to use the VIC-bus to extend VME to a multi-crate secondly because of the existence of a convenient interfaces to VME and to the excellent price/ performance ratio available from RISC based workstations and We have chosen the Sun SPARC Station 2 as host machine firstly because of the

trigger destination. identification), busy monitoring (dead time measurement), support for multiple includes several other features: busy handling, trigger counting (event in addition to transmitting a trigger signal to a VME processor via an interrupt, being designed by Ph. Farthouat (ECP/EDU), for the Omega experiment, which, might envisage the use of more flexible hardware. A VME trigger module is growing system complexity and the evolution towards a distributed system, we generator is adequate for the system of fig. 1. Nevertheless, in view of the For what concerns the handling of the event trigger, a simple VME interrupt

transparent way to meet increased demands from detector systems. implemented easily. With the VIC vertical bus the VME system can grow in a possibly using reflective memories which allow a shared memory system to be control and monitoring tasks. Both hosts will be interfaced to the VIC-bus, development systems. This also gives us the ability to test scaling of process proposal, we intend to add a second host to create parallel production and the VME backbone can be expanded to accommodate this. As stated in our functionality needed for our proposed R&D. Figure 2 shows one way in which During phase 2 the system will be expanded to incorporate the increased

processors. handle task distribution and architectures using a master-slave arrangement of include transparent distributed computing relying on the operating system to system and to study various methods of organising the processors. Possibilities demonstrated, a natural next step would be to implement a multi·processor increased functionality. If the feasibility of real-time UNIX in the front-end is We emphasise that the VME top·crate is probably the best location for adding

tasks and data is transferred over the backplane bus. We note that many of the be "classical" event building, in which a master processor distributes computing allow us to test several event building techniques. One such technique would Multiplying the number of resident processors in the VME top·crate will also

switches, at present use modules residing in VME. proposed alternative techniques, such as cross-bar switches using HIPPI or barrel

evolution path for our system towards the requirements of an LHC detector. being designed with fast and efficient interfaces to VME, providing a natural progress. In particular, advanced bus systems such as SCI and Futurebus+ are represents the best choice today for a system to cope with future technological the VME, VSB and VIC buses are combined with distributed processing power, VME. It is thus clear that the system described here, in which the versatility of section 4.3), again an area where most ongoing studies utilize modules based in Other interesting areas of investigation are higher level trigger modules (see

2. FRONT END SYSTEM SOFTWARE

environment available from and supported by industry. selected the integration of a hardware module and a real-time UNIX the possible choices for the hardware. As a result of these studies, we have compared against the specifications of the commercially available products and the project. We have therefore defined a list of requirements, which we have processors is one of the activities we intend to pursue during the first phase of The evaluation of a modern operating system environment for the front·end

2.1. Front-end system software requirements

We categorize our list of requirements as follows:

particular reference to the POSIX suite of operating system interface standards). UNIX for uniformity and compliance to operating system standards (with experiment in the direction that we consider closest to industry trends. Hence, UNIX and related Standards. As indicated in the proposal, we want to

1003.4) for the multitasking typical of back-end applications. external signals, and a set of real-time features (such as those proposed by POSIX emptable kernel and priority scheduling) to efficiently perform tasks driven by Real Time. We need deterministic response to external events (pre

with a changing environment and possibly to investigate fault tolerance). number of processors (to cope with scaling), and system reconfiguration (to cope typical of distributed and multiprocessor systems: redistribution of a task over a Distributed Computing. Our foreseen applications address problems

and X11 client support as well as cross development and remote debugging. system software which can run diskless, and be possibly ROMable, with NFS development, controls and the man·machine interface etc. We, therefore, need consists of a front·end with embedded processors and a back-end for - ROMable system software. The basic system we have proposed

major platforms. important that the selected front-end operating system be available for all the meant to accommodate a number of external developments and so it is Platform independence. As stated in our proposal, such a system is

2.2. Commercial Solutions

time UNIX can be categorized into three groups: The commercial solutions intended to satisfy the industrial demand for real

processor runs a non UNIX kernel (e.g. VxWorks [2]). example cross development is supported on a UNIX system while the target Real Time executives with some degree of UNIX compatibility, for

time capabilities have been added (e.g. Real/IX $[3]$, LynxOS $[4]$, RTU $[5]$). UNIX systems, both modified System V or proprietary, to which real V compatibility) has been added (e.g. Chorus [6], DuneIX [7]). Specialised real time kernels to which UNIX support (typically System

technically viable, the real time executives category is not suitable to our needs. UNIX and compliance to standards. For this reason we think that, while compliance) will make a future choice less critical and justifies our insistence on standardisation (all companies questioned said they are committed to POSIX We remark that with the current trend towards operating system interface

2.3 Environment selection

solutions seem particularly promising: companies and in some cases by direct evaluation of the software. Two by reading documentation, organising technical presentations from the We have compared a number of existing products against our requirements list,

current draft of the POSIX 1003.4 specifications. spectrum of processor types, whose release 2.0 will be compatible with the LynxOS: a fast, hard real time UNIX system, available on a wide

which a UNIX (System V compatible) sub-system is available. Chorus: a conceptually modem, distributed, real time micro-kernel for

candidate. acquiring the Chorus technology, lead us to consider LynxOS as our best front-end processor (i.e. the RIAD8235 from CES), as well as the high cost of problems. The interesting possibility of a supported, integrated solution to the Although architecturally very different, both these solutions can solve our

3. SOFTWARE LAYOUT AND DEVELOPMENT

on existing (within HEP) technology. build, whenever possible and suitable with respect to our future developments, language technologies. We plan to use commercially available solutions and to software by the exploitation of modern software engineering and programming We intend to address the problems of data acquisition (DAQ) and support

3.1. Software layout

multi-processing (to cope with system scaling). interchangeability of implementation (to accommodate new developments) and components to allow extensibility (to cope with additional requirements), global design. Nevertheless we will emphasise the design of interfaces between independent solutions, without an immediate consideration for a detailed initially address a limited number of issues, perhaps evaluating various bottom up approach to deal with the DAQ software. In this sense we will Given the strong R&D objectives specified in our proposal we have taken a

technologies will be gradually introduced. system, and a phase 2 (2nd and 3rd years) when implementation and by distinguishing between a phase 1 (Ist year activities), aiming at a minimal In the following sections we split the description of the DAQ software objectives

3.1.1 General Objectives

studied in detail. products to maintain an information system and build user interfaces will be system environment, experimental controls and the use of commercial applied (in particular Object Oriented Programming, see 3.2). The operating programming techniques supporting these requirements will be evaluated and module interfaces will be designed according to the above requirements and Phase 1: the functionality of the minimal system will be specified, inter

processors. distribution of software components over a scalable number of cooperating implementations. We will address at this time the issues concerning and the evolution of existing modules from initial ad hoc to modern Phase 2: the DAQ software will be extended to cope with hardware scalability

3.1.2 Software Components

shift). In addition we also aim to evaluate and understand the use of UNIX, and the system and computerised assistance to the operator (i.e. the physicist on controls (slow and run control), management of the information available in A broad layout of the necessary software components includes: data acquisition,

phase 1 and give possible directions for phase 2. sections we briefly consider the software components, state our activity during in particular of real-time UNIX, in our application domain. In the following

3.1.2.1. Data Acquisition

extending their scope to a distributed, multiprocessor system. substituting some of these components with new implementations while an interface hiding their internal implementation. In phase 2 we will consider reuse existing modules (e.g. buffer manager, data logger) and build around them component, which will be completely developed by the project, we intend to requirements of the collaborating detectors. With the exclusion of the read-out The data acquisition software will initially (phase 1) respond to the minimal

allow support for new read-out sources to be added in phase 2. The read-out module will be written by the project, during phase 1, so as to CAMAC, special VME modules) and to support different read-out sequences. event triggers, control signals), to read out from different data sources (e.g. UNIX system. The read-out module will be able to react to external events (e.g. out module as the vehicle to evaluate the response capabilities of a real-time storage. While its presence is mandatory to take data, we also consider the read triggers and performing the necessary steps to read out the event into some An essential part of a data acquisition system is a module responding to event

via shared memory or replicated shared memory). implementations more suitable for distributed multiprocessor architectures (e.g. consider making the event manager evolve towards hardware supported implementation (e.g. SPIDER or the OPAL skeleton). For phase 2 we will implementation then select a suitable existing software package for the internal an interface expandable to new services and independent of the internal allocation tasks. During phase 1 we will specify the functionality needed, design hardware developments (e.g. reflective memories) to assist these resource performed by software we plan to exploit both our hardware layout and new access from both front-end and back-end). While this task has often been allocation of resources will be implemented from the start (e.g. transparent out high level triggering algorithms online). A distributed scheme for the of resources (i.e. store and events) and support for data reduction (to possibly try processes for recording and analysis. The event manager will provide allocation The event manager distributes events, once read, to appropriate software

logger to our needs. whatever format is required by the detectors. We will adapt an existing data For the data logger we require recording on a 3480 compatible cassette driver in

commercial products to build user interfaces (see 3.2). manager, control system, database). In addition we intend to evaluate the use of phase 1) adaptable to users needs with libraries to interface to the services (event For the production of monitoring programs, a template will be provided (in

3.1.2.2. Operating System Support

in preparation for the availability of interfaces conforming to POSIX 1003.4. already runs on VMS, OS9 and several UNIX flavours. This work will also be interrupts and direct I/O. We will build on an existing package, VOS [8], which we want to go further concerning real-time services not directly related to provide a certain degree of uniformity between the front-end and the back-end, with a number of important points for study. While UNIX itself may already The presence of a UNIX (-like) operating system in the front-end provides us

use, a real-time UNIX system in our application. direction. Finally, we want to evaluate, in terms of performance and ease of UNIX-like system can provide and the impact of standardisation efforts in this between the system interfaces for drivers, the degree of driver portability a (e.g. special external devices, etc.). We also need to understand the similarities experience in this kind of system programming in view of future developments number are already available with the operating system, we need to acquire Another issue concerning the operating system is that of drivers: while a

applications and of multiprocessing. Subsequently, we will address the problems related to the support of distributed

3.1.2.3. Controls and information management

be followed closely. Preliminary investigations are discussed in section 3.2. modelling. As already mentioned, these fields are evolving rapidly and need to communications, graphical user interfaces, object oriented languages and data Palazzi from the ECP/PT group. The technologies involved are: expert systems, principles. To this end, we have initiated discussions with].M. Legoff and P. slow control system and the ALEPH online data base and software design controls and information management. A good starting point could be the L3 We intend to build on the expertise of the LEP experiments in the areas of

3.1.2.4. Operator Assistance

system and have initiated discussions with Tim Berners-Lee of CN division. system documentation (see also 3.2). We plan to apply this technology to our of providing powerful and easy—to-use online help, directly issued from the commercial products exist, are a technically interesting solution to the problem particular sociology of an LHC-like experiment. Hypertext techniques, for which data acquisition, especially if we consider the expected complexity and the System documentation and online help are two vital aspects of a user friendly

3.2. Software development

3.2.1 Programming languages and Tools

investigated many available tools, methodologies and environments. attempt to take a professional approach to software developments we have possible, we will obviously have to produce some software ourselves. In an While it is our intention to use as much commercially available software as

Hierarchical Object Oriented Design(HOOD) from the ESA [16]. (OOSD) an extension of the work done in Ada by G. Booch [15] and that of claim to be extending StP to incorporate Object Oriented Structured Design Eiffel [14], etc.) the associated software design techniques are lagging behind. IDE object oriented languages (Smalltalk [10], C++ [11], objective-C [12], CLOS [13], for the capitalisation of existing investments. While there is a multitude of between software modules and encourage software reuse, an important point programming claims to ease software maintenance by reducing the dependency these techniques and investigate an object oriented approach. Object oriented and Design) at a time when the software industry is starting to look beyond adopting the associated software methodologies (such as Structured Analysis from Verilog [9] and RTEE from Westmount. Using one of these tools implies evaluated at CERN, such as Software through Pictures (StP) from IDE, Geode available for the development of software, some of which have or will be There are a number of Computer Aided Software Engineering (CASE) tools

implementation of object oriented principles. offer this flexibility and tend to be less efficient due to their pedantic optimised. Pure object oriented languages, such as Smalltalk and Eiffel, do not implementations and resort to straight C code for sections that need to be Applications can make use of the object oriented extensions to ease their such as C++, is the combination of general availability and efficiency. control and consistency checking. The advantage of using a C hybrid language, the cause of many problems. Object oriented extensions to C provide extra flexibility and the lack of constraint it puts on the programmer but this is also programming language of UNIX systems. Part of C's popularity comes from its development tools are readily available. C has been the traditional need to write applications in a language for which compilers and software In order to allow for portability of code across the front-end and back-end we

linker to reduce the compile-link-run cycle time and a source level debugger. graphical browsers for the program code and data structures, an incremental tools, such as an interpreter, extra compile time and run time error checking, environment for developing C++ applications by providing various support C++ from Saber Software Inc [17]. Saber C++ offers a programming To aid the implementation phase of writing software we are evaluating Saber

3.2.2 User Interfaces

follow OSF rather than SUN's Open Look for reasons of portability. binding for the Motif toolkit is available from Lowell University. We intend to combination of OSF's high level descriptive language UIL [19] and C++. A C++ a suitable commercial interface builder, similar to Digital's VUIT, or use a standard. We will not write any low level X code directly, but intend to rely on thereby providing distributed access to applications using the industry de facto MIT's X11 window system [18] will be the basis of all our human interface needs

particular Teleuse, UIMX and VUIT, evaluated at CERN [20]. We plan to investigate these products further, in of user friendly interfaces. Several commercial software products have been which sits on top of a Graphical User Interface (GUI) library, eases the creation For application programmers, a User Interface Management System (UIMS),

applicability to our case. being used at CERN (e.g. in ALEPH) and we are currently evaluating its interactive objects in a C++ library that runs on several platforms. It is already InterViews, an object oriented GUI toolkit based on X11, provides a variety of Another approach is that of programming the user interface using a toolkit.

are needed (e. g. event display, iconic control panels). lnterViews will be applied to cases where highly sophisticated graphic interfaces dialogue boxes) is needed while an object oriented, extensible toolkit such as tool for the more common case where a simple interface (e.g. some menus, We plan to apply a two·pronged approach to the user interface problem: a UIMS

3.2.3. Databases

solution for our problems and could be the starting point for the investigations. Management System (ADAMO). ADAMO could constitute the minimal commercial data base product (SQL / ORACLE), to build up an integrated Data ALEPH), who employed an entity·relationship model, also linked to a unavoidable. This was pioneered by the LEP collaborations (in particular makes the usage of a relational data base management system (DBMS) The complexity of the data management problem in a modern HEP experiment

environment. account the additional constraint of their application to a real time and to survey and monitor available commercial products while taking into having common interests and objectives, to build up the necessary know how This is a new field for which we need, in collaboration with other groups the basic relational model to include object-oriented concepts and data types. problems to be faced, call for an even more flexible implementation extending sections, together with the further increase in size and complexity of the On the other hand, the approach to system design outlined in the previous

4. USE OF THE SYSTEM

4.1. Detector data taking

We would like to test the following:

of new readout hardware). detector data taking with various generations of electronics (integration

number of detectors (data sources). combination of detectors: phase 1 configuration is naturally scalable in

several detectors: kind of level 2/ level 3 trigger simulation. possibility of use of front-end processor for algorithm studies involving

acquisition system via a fast digital link. outputs of the ADCs will be buffered before being transferred to the VME data implemented in standard logic and mounted on the printed circuit board. The work in tandem with the analog front end ASICs, or by a control circuit board. The multiplexing will be controlled either by a digital ASIC designed to of four analog to digital converters (ADCs) mounted on each printed circuit channels corresponding to each of these time slices are then multiplexed to one more time slices in the pipeline corresponding to the time of the trigger. The (nominally l us) after the particle causing the trigger, the ASIC freezes one or multiplexer (see figure 3a). On receipt of a trigger, arriving at a fixed time channel, these ASICs will contain some control logic and an output front-end circuits. In addition to an amplifier and an analogue pipeline for each 64 channels per detector. Each detector will be read by two 32 channel ASIC telescope. Each of these boards will carry an array of 4x4 silicon detectors with apparatus consisting of 6 printed circuit boards is foreseen forming a beam Preshower (SITP) readout and its DAQ implications [21]. At present an We have investigated, as an example, the next phase of the Silicon Track

per second. rate of 100-200Hz, then the bandwidth needed per board is up to about 8Mbits 4xlO24xlO=40kbits per event before data compaction. If one aims at a trigger be read to ensure that all of the charge is recorded. Hence there will be up to of the analog pipelines, 3 or 4 consecutive time slices will presumably have to lack of time correlation between the arrival of beam particles and the clocking channels per board and 10-bit digitisation will be used. To compensate for the from the silicon counters will be read out for each trigger. There are l6x64=1024 bandwidth and implement software zero suppression. Hence all of the data take advantage of the power of the front end processor and the high system To avoid developing sparse data scan logic specifically for the test beam, one can

fibre, since the total bandwidth needed (i.e. 6x8=48Mbits per second) is less than expected, but for the test beam it may be more cost effective to have a single suitable buffer memory. In the final detector one read-out fibre per board is moment. The receiver end of the link would then be a VME module with a To supply this bandwidth the use of digital fibre optic links is planned at the

matched to the SITP needs, and also a number of commercial options exist. way. The UA1 experiment has already developed a link which seems very well availability and cost of various VME based fibre optic I/O modules are under the available bandwidth from many commercial systems. Investigations of the

SITP data to be used in the trigger of a real LHC experiment. conjunction with data from the calorimeter, since this is where we expect the also be interesting to investigate various 2nd level trigger algorithms in routine running on the front-end processor before being written to tape. It may Once in the VME module the data would be compacted by the zero suppression

The general DAQ and trigger structure is illustrated in figure 3b.

4.2. Event building studies

components in a prototype system. building studies will center around two activities: simulation and testing started by focussing our attention on the communication channels. The event Of the various aspects of an event builder for a high rate experiment we have

4.2.1. Simulation

The following aspects have to be addressed:

number of processors participating in the third level trigger per channel, the local and global delay of the second level trigger, and the such as the number of channels needed per event, the amount of information the influence on the event builder architecture of external conditions

interfaces between RISC processors and the standard channels. protocols and to evaluate the overall performance by testing the software VERILOG to simulate the physical channels implementing the SCI and HIPPI and HIPPI can be used in a fast trigger system. To this extent we propose to use external requirements listed above. In particular, we intend to study how SCI take into account the very high speed channel characteristics, can meet the - how the standard protocols (SCI, HIPPI, etc.), already defined, which

separating the data and control channels. needs an almost unidirectional channel and better optimisation is achieved by building, which should take into account the fact that an event builder only - the possibility of defining a new special protocol dedicated to event

4.2.2. System prototyping

Two approaches will be pursued.

frequency device laboratory located in the Physics Department of the Rome passive star topology. This activity stimulated the development of a high experiment [22] concerning the realization of a fibre optic network with a First, we plan to build on the experience gained in the recent INFN STARNET electrical GHz components is available. "Tor Vergata" University, where instrumentation required to test optical and

channels. parallel bits per word. It could be used to implement control and/ or data currently under development. This gate-array allows transmission of 32 or 39 couplers. A GaAs transceiver gate·array for optical communications is study the use of the switch matrices as an interesting alternative to passive star realized in GaAs technology with 2 ns switching time. This test will allow us to funded INFN project (STARDAQ), which is now testing switch matrices The event building studies will be done in close collaboration with a newly

transmitted via the SVIC to the Host. event, the on-board processor begins analysis. Only "good" events are then same Destination. Once the Destination (RHD) has received the complete information pertaining to that event will then be routed by the switch to the crate, the EBS will assign a Destination to that event. Any subsequent a list of "free" Destination modules. Upon receipt of event data from a Detector event data over the high speed link. The Event Builder Switch (EBS) will keep modules in the VME Detector crate, add header information and transmit the speed link interface (RHS). The interface will collect the event data from other require that each VME Detector crate will be equipped with an intelligent high applied in read out systems for DRDC/Pl2. The integration of this system will system, currently being developed by R. McLaren and E. Van der Bij and also The second approach, shown in Fig. 4, is the integration of a HIPPI based

house design may be required. Systems Corporation. If this does not provide the required functionality an in Event Builder Switch, it may be possible to use the HIPPI switch from Network is a HIPPI Source (RHS) whilst the other is a HIPPI Destination (RHD). For the R305l RISC processor system and VMEbus interface and differ only in that one VMEbus modules from CES. The two boards both contain the same MIPS For the HIPPI implementation, it is planned to use two commercially available

processor, thus simplifying the event building process [23]. synchronisation mechanism between the local memories and the higher level protocol: the virtual memory scheme and the SCI cache coherence can provide a of data needed for the higher level selection are accessed thanks to the SCI traditional event building can be envisaged. In such a scheme, only the fraction Further to the two approaches described, the possibility of using the SCI for non

4.3. Other examples ot applications

integration. They should rather be considered as non-exclusive examples of concerned the investigation of technical details involved in a possible future activities and our contacts with the relevant people have, at this stage, only phase 2 and after. We do not have any formal engagement for the following The further applications envisaged for the proposed system are concerned with perform in collaboration with the relevant people. integration of Trigger/DAQ sub-system developments, which we intend to

4.3.1 Integration of specific sub-systems.

bench work. Amongst these are: foresee the need to study integration of their developments after the first test We have been contacted by groups involved in specialised development who

1990). UK [24] (see letter from N. Ellis and]. Garvey to Prof. Iarocci on November 2nd 'Studies in Fast Calorimeter Trigger Design', by N. Ellis et al., funded in

coprocessor for a transputer based trigger system. the Niels Bohr Institute for the use of commercially available chips as a neural 'A neural trigger for experimental HEP' [25], development proposed at

4.3.2. Integration of 'levei 2' trigger techniques

Processing Modules (FDPP) [27] to explore a flexible parallel architecture. have investigated the technical aspects of the use of the Fast Digital Parallel Apart from the ones studied in [26] and already discussed in the proposal, we

mesh structure). dynamically changing the topology of the system (e.g. from a tree structure to a and parallel (up to 150Mbyte/ s) data exchange, and with the possibility of provides a MIMD parallel system loosely coupled via both serial (1.2 Mbyte/s) the DSP or directly to the node memory. Such a parallel architecture then the transputer, while any data source can communicate in a parallel manner to board. Any number of nodes can be interconnected using the four serial links of Processor (DSP) tightly coupled to one transputer, housed on a VME mother The FDPP is a modular system in which each node consists of one Digital Signal

and the transputer at power on. stored in a ROMTRAM from INMOS and automatically loaded into the DSP included). Application programs can be loaded from the host computer or software tools for the DSP32C running under several operating systems (UNIX development of the software, the OCCAM toolset for the transputer and cross via the transputer serial links. Two environments are available for the parallel I/O channel as well as for offline analysis (debugging) with data loaded transputer can be run for real time analysis with data loading via the fast power in critical areas of the detector. Algorithms developed on the DSP and over several processors and, at the same time, the concentration of processing A parallel processing system of this kind allows an easy distribution of processes

5. SUMMARY OF PHASE 1 ACTIVITIES

5.1 Work Plan

main areas: The project activities during the first year (phase 1) are subdivided into three

with the existing H2 data acquisition. requirements for the 1992 data taking and assuring successful 1991 data taking This involves keeping in contact with the detector projects, relaying their Interface to detectors. (R. Bonino, R. Ferrari, M.Pentney).

can be best described by the following graph: The activities are described in chapters 1 and 3 above. The work plan in this area Phase 1 system implementation. (see list of names below).

- (1) M. Coret, A. Lanza, J. Pain, M. Pentney. G. Polesello.
- (2) M. Aguer, C. Bee, J.L. Fallou, G. Fumagalli, M. Huet, G. Mornaochi, S. Stapnes.
- (3) M. Aguer, G. Ambrosini, R. Bonino, T. Choulette, G. Fumagalli, M. Huet,
- L. Mapelli, G. Mornacchi, F. Pastore
- (4) R. Ferrari, S. Hellman, R. Jones, J.Fl. Poggioli, N. Zaganidis.

of P12, as described in section 4.2. This is done by the Frascati-Rome group, in collaboration with the relevant part Event Building Activities. (R. Cardarelli, M.L. Ferrer, G. Mirabelli).

5.2 Collaboration with industry and other groups

which is not limited to the implementation of the phase 1 system, consists of: and software (real-time UNIX) technology in a real-time application. This offer, common objective of evaluating the use of modern hardware (a RISC processor) LynxOS) is accompanied by an offer of support and collaboration with the The use of new products from CES (SBUS-VIC interface, RAID running

developed by CES relevant to the hardware environment - the transfer, free of charge, to our project of all software used and

of the collaboration the availability of a contact person within CES for the software aspects

(e.g. Futurebus+ based developments). - the continuation of the collaboration in view of technological upgrades

proposals, for the development of specific common software. propose the creation of an inter-project group, with members from the three discussions to establish a 'pseudo-formal' collaboration and we intend to DRDC/P12 [26] and DRDC/Pl5 [28] will be organised jointly. We have initiated As mentioned in the proposal, the development of software common to

References

DRDC/P16. U] L. Mapelli et al. A scalable data taking system at a test beam for LHC, CERN/DRDC/90-64,

L. Mapelli etal. Addendum to DRDC/P16, CERN/DRDC/91-1.

- {21 T. Vinlliams. Unix gets groomed for real time duty. Computer Design, June 1st,1990.
- [3} REAUIX. concepts and characteristics. AEG-Modcomp. Order no. 205-855001 -001.
- [4] Lynx to open systems. information Week, June 12, 1990..
- Dec 1990. [5] J.F. Muratore et al. Real time data acquisition at mission control. CACM, Vol. 33, No. 12,
- Systemes. [6] M. Rozier et al. Overview of the Chorus distributed operating system. CS/TR-90-25, Chorus
- [7] Dune 3000 / Dune-IX. IX-Magazine, Vol. 6, No. 40, Feb. 1991.
- unpublished. [81 RD. Russel, G. Mornaochi. VOS - A Wrtual Operating System. CERN-ECP/DS
- [91 W. Bozzoli, P. Vande Vyvre. Geode: An evaluation. CERN/ECP-EVAI 91-1.
- [10] A. Goldberg. Smalltalk 80: the language and its implementation. Addison-Wesley, 1983.
- [11] B. Stroustrup. The C++ programming language: reference manual. Bell Labs, Jan. 1984.
- [12] B.J. Cox. Object Oriented Programming: an evolutionary approach. Addison-Wesley, 1983.
- CLOS. Addison-Wesley, 1989. [13] S.E. Keene. Object oriented Programming in Common LISP: a programmer's guide to
- [14] B. Meyer. Object Oriented Software Construction. Prenctice-Hall, 1988.

J.P. Matheys. Fifth lntemational Eiffel user group conference. CERN ECP/CONF 90-3.

- 1986, 211-221. [15] G. Booch. Object Oriented Development. IEEE Tans. Software Eng. SE-12, No. 12, Dec.
- [16] HOOD reference Manual, issue 3.0. HOOD working group, ESTEC, Sep. 1989.
- [17] Saber-C++ Reference. Saber Software Inc.
- 79. [18] R.W. Schifler, J. Gettys. The X Window System. ACM Trans. on Comp. Graphics, 5, (1987),
- [19] OSF/Motif Programmers guide, revision 1.1. Open Software Foundation.
- synoptics. CERN/PS/CO 91-02. [20] F.Di Malo et al. Report of the study group for the selection of a software package for
- CERN/DRDC/P3. [21] SITP Collaboration. A Proposal to Study a Tracking/Preshower Detector for the LHC.

April (1989), Computer Physics Communications 57 (1989) 459-465. Control. lntemational Conference on Computing on High Energy Physics, Oxford 12-14 [22] P. Bacilieri et al. STARNET, a Fiber Optic Metropolitan Area Network with Centralized

EFOC/LAN, Amsterdam June 12-16, 139(1989) P. Bacilieri et al. STARNET, A Fiber Optic MAN with Star Topology. Conference

application. NIM, Proceedings of the 4th Pisa meeting on advanced detectors, Isola d'Elba P. Bacilieri et al. STARNET, a high speed fiber optical network for particle physics

- eds., Aachen 4-9 October 1990, p. 165. [23] J.F. Renardy et al. SCI at LHC Large Hadron Collider Workshop, G. Jarlskog and D. Rein
- selection panel. [24] N. Ellis et al. Studies in Fast Calorimeter Trigger Design. Proposal approved by the UK
- [25] J.R. Hansen. Private communication.
- CERN/DRDC/P12. [26] R. Bock et al. Embedded Architectures for Second-level Triggering in LHC Experiments.
- [27] D. Crosetto.Fast Digital Parallel Processing module FDPP. CERN-DD/89-33 AC.

Scott (eds.), Southampton, IOS Press, Amsterdam (1990). D. Crosetto. FDPP applications. Application on Transputers 2, D.J. Princhard and C.J.

[28] S. Cittolin et al. Read Out System Test Benches. CERN/DRDC/P15.

Fig. 1. Phase 1 system

Fig. 2 Phase 2 system

 $\hat{\mathbf{h}}$

Fig. 3a. SITP front end circuit.

Fig. 4 integration of a HIPPI based event builder