

Figure 2: Layout of the Radiation Hardened CAM (RH-CAM) in 28 nm CMOS

cell should not exhibit an SEU.

2. *Dual-XOR logic*: In the original CAM cell, if a particle affects one of the four transistors of the XOR gate, the OUT signal will show an incorrect comparison result. Instead, in the proposed architecture, the dual-XOR gate compares the input logic value that comes from BL and BLn with the duplicated bits, and the output goes to 0 only if the input data matches both the homologous bits.

Therefore, any transient effect on the dual-XOR logic and on the DICE SRAM is mitigated and can not affect the result of the comparison. In the design of the cell layout, the homologous nodes of the DICE have been separated, to prevent a SEE from affecting both of them simultaneously (Figure 2).

### 3. Simulation of Single Event Effects

Current injection is employed to simulate the Single Event Effects on the sensitive nodes of the circuit. The energy required to generate a Electron-Hole Pair (EHP) in silicon is 3.6 eV; thus the collision of a 18 MeV proton generates  $5 \cdot 10^6$  EHPs, corresponding to a total charge of  $Q = 8 \cdot 10^{-13}$  C. The area affected by charge generation has a diameter equal to  $1.94 \mu\text{m}$ , and the charge density is modelled as a discrete triangular distribution.

The area of a transistor only intersects a small fraction of the area of the generated charge, hence only a fraction of the total current will be injected into a node. By taking the ratio of transistor active area to the area affected by the interacting particle, we obtain that the maximum charge collected by a single node is  $2.8 \times 10^{-15}$  C. We assume a triangular current pulse, with duration  $\Delta t = 50$  ps. The current peak  $I_{\text{max}}$  is calculated as:

$$Q = \int i dt = \frac{I_{\text{max}} \cdot \Delta t}{2} \Rightarrow I_{\text{max}} = 112 \mu\text{A}$$

Simulations were performed by injecting the triangular current pulse into each one of the four DICE nodes, with both possible




Figure 3: Current injection simulation




Figure 4: DICE simulation injecting  $100 \mu\text{A}$  on node D1

stored bit values. Figure 3 shows the DICE with the generator used to inject the current pulse into the node Dn.

Nodes with a logic value set to 1 exhibit a voltage spike with recovery proportional to the fall time. However, nodes storing a logic value equal to 0, exhibit a permanent logic value change, which propagates to all nodes of the DICE SRAM, thus resulting in a SEU, with the loss of the stored data.

The RH-CAM has been modified by increasing the width of MOS transistors. According to simulation results, to avoid the SEU, the optimal solution (at the cost of increased cell size) is to use  $400 \text{ nm}$  as the width for both P- and N-type MOS transistors, instead of the minimum width of  $100 \text{ nm}$  (Figure 4).

### 4. Conclusion

A novel Radiation Hardened CAM (RH-CAM) architecture is presented. It employs RHBD to achieve high tolerance to Single Event Effects, which have been confirmed by simulation results. An array of RH-CAM cells can be employed in read-out electronics in extreme applications such as ATLAS experiment in LHC, for real-time pattern recognition tasks. It has the advantages of being programmable during the operation by changing the stored data which will be used for the comparison.

### References

- [1] ATLAS Collaboration, IOP Journal of Instrumentation 3 (2008) S08003.
- [2] A. Annovi et al., IOP Journal of Instrumentation 12 (2017) C04013.
- [3] L. Frontini et al., A new XOR-based Content Addressable Memory architecture, in: Proc. ICECS, Seville, 2012.
- [4] S. Shojaii et al., A radiation hardened static RAM for high-energy physics experiments, in: Proc. MIEL, Belgrade, 2014.