A Full Mesh ATCA-based General Purpose Data Processing Board (Pulsar II) Fermilab Technical Memo TM-2650-E

Sudha Ajuha³, André Cascadan³, Thiago Costa de Paiva³, Souvik Das⁵, Ricardo Eusebi⁶, Vitor Finotti Ferreira³, Kristian Hahn⁴, Zhen Hu¹, Sergo Jindariani¹, Jacobo Konigsberg⁵, Tiehui Ted Liu¹, Jia Fu Low⁵, Yasuyuki Okumura¹, Jamieson Olsen¹, Lucas Arruda Ramalho³, Roberto Rossin⁵, Luciano Ristori¹, Ailton Akira Shinoda³, Nhan Tran¹, Marco Trovato⁴, Keith Ulmer⁶, Mário Vaz³, Xianshan Wen⁴, Jin-Yuan Wu¹, Zijun Xu^{1,2}, Hang Yin¹, and Silvia Zorzetti^{4,7}

¹Fermi National Accelerator Laboratory^{*}, Batavia, Illinois USA
 ²Peking University, Beijing CHINA
 ³UNESP - São Paulo State University, São Paulo BRAZIL
 ⁴Northwestern University, Evanston, Illinois USA
 ⁵University of Florida, Gainesville, Florida USA
 ⁶Texas A&M University, College Station, Texas USA
 ⁷CERN, Geneva SWITZERLAND

June 29, 2017

Abstract

The Pulsar II is a custom ATCA full mesh enabled FPGA-based processor board which has been designed with the goal of creating a scalable architecture abundant in flexible, non-blocking, high bandwidth interconnections. The design has been motivated by silicon-based tracking trigger needs for LHC experiments. In this technical memo we describe the Pulsar II hardware and its performance, such as the performance test results with full mesh backplanes from different vendors, how the backplane is used for the development of low-latency time-multiplexed data transfer schemes and how the inter-shelf and intra-shelf synchronization works.

This document was prepared by CMS collaboration using the resources of the Fermi National Accelerator Laboratory (Fermilab), a U.S. Department of Energy, Office of Science, HEP User Facility. Fermilab is managed by Fermi Research Alliance, LLC (FRA), acting under Contract No. DE-AC02-07CH11359.

^{*}Operated by Fermi Research Alliance, LLC under Contract No. DE-AC02-07CH11359 with the United States Department of Energy.

Contents

1	Introduction	5
2	Advanced Telecommunication Computing Architecture 2.1 Specifications 2.2 Backplane Networks	5 5 5
	 2.3 Hardware Platform Management	6 7
3	Pulsar IIb Front Board 3.1 FPGA	7 7
	3.1 FPGA	9
	3.4 Mezzanine Cards	9
	3.6 Backplane Synchronization Interface 3.7 Scratchpad DRAM	9
	3.8 Board Management	11
Λ		11 11
Т	4.1 QSFP+ Optical Transceivers	$\frac{11}{12}$
5	Intelligent Platform Management Controller 1 5.1 Core IPMI Functionality 1 5.2 Non-IPMI Features for Slow Controls 1	
	5.2.1 Xilinx Virtual Cable JTAG Interface 5.2.2 SPI Server	14 14
	5.2.3 FTP FTP 5.2.4 Telnet FTP	
6		15
	6.1 Full Mesh Backplane 6.1.1 10G and 40G Backplane Testing 6.1.2 100G Backplane Testing	15
	 6.2 Rear Transition Module	17
	6.3.2 Parallel Interface	
7		18
	U U	19 19 19
8	0 00	20
	8.2 Data Delivery Overview	$20 \\ 21 \\ 21$
	8.3.1 Safety and Interlocks 5 8.4 Data Source Boards 5	23 23
		$23 \\ 24 \\ 24$

8	.5.1	Receive Logic, Alignment and Unpacking	24
8	.5.2	BX Demux and Merge Logic	25
8	.5.3	Data Transfer Across the Full Mesh Fabric	26
8	.5.4	Layer Sort Logic	26
8.6 D	Data l	Delivery Latency	27
Annendi	vΔ	Full Mesh and Direct Flow Architecture	29
11			
		fesh	
A.2 D	Direct	Flow	29
А	1.2.1	DTC Boards	29
А	1.2.2	Link Bandwidth	30
А	1.2.3	Fiber Mapping	30
Appendi	хB	MGT Channel Assignments	31
Appendi	хC	LVDS Signal Assignments for Mezzanines	33
Appendix D		Pulsar2b Board Sensors	35

List of Figures

1	A 14 slot ATCA shelf with integrated redundant AC-DC power supplies	6
2	Full mesh backplane connections in a 14 slot shelf. Each line represents 4 bidirectional	
	lanes.	6
3	The Pulsar IIb front board, RTM, IPMC and PRM mezzanine.	8
4	The Pulsar IIb front board block diagram.	8
5	The Pulsar IIb synchronization interface.	10
6	Front board and RTM power routing and management connections.	12
7	The Fermilab IPMC mezzanine card	13
8	Inconsistant link performance on an early 40G backplane	15
9	Example links on the COMTEL full mesh backplane, 10Gbps PRBS7	16
10	RTM link performance, AOC loopback at 10Gbps PRBS7	17
11	Link performance at 10Gbps PRBS7 between the Pulsar2b FPGA a Kintex UltraScale	
	FPGA on Mezzanine card	18
12	High speed serial link clock domain crossing and data alignment scheme	20
13	The Pulsar2 test stand at Fermilab. The upper ATCA shelf (COMTEL) is for Pattern	
	Recognition Boards (PRBs) and the lower shelf (Schroff) is for Data Source Boards	
	(DSBs). The short rack contains a VME crate and TTCcx board. Inset: the rear of the	
	rack showing 100 QSFP+ cables connecting the two ATCA shelves	22
14	Smoke detection and AC power interlock in the test stand rack	22
15	Data Source Board firmware block diagram.	23
16	The Pattern Recognition Board firmware block diagram. The observation points shown	
	in red are used to describe PRB latency figures in Section 8.6	24
17	Two examples of stub merge logic. The "parking" design (left) left uses an array of	
	FIFOs while the "streaming" design (right) is based around a tree of internally buffered	
	sort nodes.	25
18	PRB latency as measured on the test stand hardware. Channel 2 (blue) shows the	
	arrival of the first stub into the PRB from the RTM (aka point 1) Channel 3 (purple)	
	shows the first stub arriving at the PRM input (point 5). The time between this markers	
	is shown as 1100ns which is in good agreement with our PRB latency estimate of 1085ns	
	from Table 2.	28
19	Two simple examples of data distribution architectures based on a full mesh network	
	(left) and "direct flow" fibers (right)	29

List of Tables

1	Example rotation scheme with ten PRBs	26
2	Pattern Recognition Board Latency.	27
3	Pulsar2b FPGA MGT Channel Assignments, Left Column.	31
4	Pulsar2b FPGA MGT Channel Assignments, Right Column.	32
5	Pulsar2b LVDS Signal Assignments for Mezzanines 1 and 2	33
6	Pulsar2b LVDS Signal Assignments for Mezzanines 3 and 4	34
7	Pulsar2b Board Sensors	35

1 Introduction

Since 2012 a group of scientists and engineers at Fermilab[1] have been involved in developing ATCA based processing boards. These general purpose processor boards are unique in that they couple high performance FPGAs directly to the ATCA full mesh backplane; this high performance interconnect enables FPGAs in the crate to communicate directly over dedicated, non-blocking serial communication channels. Whether it's implented over a copper backplane or through optical fibers, the full mesh interconnect in effect blurs the distinction between FPGAs: full mesh architectures are uniquely suited to implement algorithms which benefit from robust data sharing across processor boundaries. Unlike bussed (PCI, VME, etc.) or star (Ethernet, PCI-e, etc.) network topologies, the full mesh interconnect is a natural fit for complex HEP applications such as trigger systems where hardware challenges are addressed through a "divide and conquer" approach in space (detector partitioning) and time (time-muliplexing).

The focus of this technical memo is to describe in detail the Pulsar II hardware components and how they can be used to implement high performance complex systems. We provide an example case study where the Pulsar II hardware is used to implement a low latency time-multiplexed associative-memory based level-1 track trigger demonstration system for CMS.

2 Advanced Telecommunication Computing Architecture

ATCA hardware was designed by a consortium of telecom industry leaders, and it is obvious the ATCA architecture was designed from the ground up for super reliable high availability operation. Controller boards, power supplies, communication busses are all redundant and pratically every fan or board or module in an ATCA shelf supports hot swap insertion and removal. In our "bottom up" approach to hardware design we chose ATCA primarily for the unique full mesh backplane, however the robust and redundant features this architecture supports are attractive features when one considers HEP hardware is often installed in underground rooms behind interlocked doors where access is controlled.

2.1 Specifications

A typical 14U ATCA shelf with integrated AC-DC power supplies is shown in Figure 1. Front boards measure 8U high by 280mm deep. The board pitch is 30mm vs 20mm for VME which allows for improved airflow and taller heatsinks. ATCA front boards are described in the PICMG 3.0 R3 specification[4]. RTM boards are 8U by 72mm deep and the PICMG 3.8 specification[5] defines a set of power and data connectors for this board.

ATCA backplane connectors are divided into three zones. Zone 1 consists of single large connector used for power and hardware platform management signals. Zone 2 consists of several ADF connectors (individually shielded differential pairs, also known as ZD or ZD+) is for data transport and includes the base interface, fabric interface, and a few sets of clocks which are bussed to all slots. (Some shelf manufacturers design separate Zone 1 and Zone 2 PCBs so that as new higher performance fabric interface designs are released they can be easily upgraded by the end user.) Zone 3 is for user defined I/O and provides acess to the RTM board.

2.2 Backplane Networks

All ATCA backplanes have a dual star *base interface* network. The base interface is intended to be 1000BASE-T (gigabit) Ethernet, with logical slots 1 and 2 forming the hubs of the stars. In a 14 slot shelf logical slots 1 and 2 are generally reserved for switch blades while logical slots 3-14 are reserved for processor nodes. The base interface is intended to be used for slow control operations such as downloading FPGAs, reading and writing to status/control registers and buffers, etc.

The higher speed backplane traffic takes place on the *fabric interface* which is generally offered in full mesh2 and dual star varities. Unlike the base interface, the fabric interface does not specify a data protocol. Each fabric interface channel is simply 4 bidirectional 100 ohm differential pairs and signal levels, data speeds, encoding, etc. are left up to the user. Subsequent backplane generations have pushed the fabric interface performance from 10G (2.5Gbps x 4) to 40G (10Gbps x 4) to 100G



Figure 1: A 14 slot ATCA shelf with integrated redundant AC-DC power supplies.




Figure 2: Full mesh backplane connections in a 14 slot shelf. Each line represents 4 bidirectional lanes.

(25Gpbs x 4). In section 6 we chronicle our testing of the latest high performance full mesh ATCA backplanes.

2.3 Hardware Platform Management

Instrumentation and telemetry are pervasive in the ATCA shelf. Dual redundant single board computers called shelf managers (ShMM) communicate with intelligent shelf components over redundant I2C busses and use the Intelligent Platform Management Interface protocol. This means that most ATCA components, including fans, boards, power entry modules, and even the backplane itself are required to have at a minimum an I2C ROM which contains manufacturer data, serial numbers, etc. that the ShMM can read. More complex modules such as boards require a microcontroller to handle more complex IPMI command sequences such as negotiating hot swap sequences and reading sensor data. Shelf manager boards run a version of Linux and therefor it's possible to SSH into the active ShMM to manually control the fan speed, or query the health of any shelf component. Everything is logged and recorded, so it's very useful when one needs to go back and identify a bad sensor reading and what action was taken by the ShMM. Other useful manual ShMM operations are generating a hard reset to a particular board or cycling the power to a board. The ShMM software is written by Pigeon Point and modified by the shelf manufacturer for their specific products (for example, shelves differ in the number and types of fans). The PICMG specification does not define the ShMM mechanical dimensions, connectors, and mounting location, and thus most ShMM boards are unique and tied to a particular shelf design.

2.4 Power and Cooling

Power distribution in an ATCA shelf is similar to other telecommunications equipment which historically uses a -48VDC bus. Dual redundant power feeds are present on the ATCA backplane and OR-ing diodes are required to provide automatic switch-over from one feed to another in the event of a sudden power loss. Multiple large value capacitors should be located where the power enters the board. These capacitors should be sized so that the board can ride out a 5ms power loss without any impact on board performance. Dual power input feed or-ing diodes, filters and capacitor switchover circuitry are combined on a small Power Interface Module (PIM).

Most ATCA shelf designs have the option of including slots for N+1 redundant AC-DC power supplies on the bottom of the shelf. These power supplies usually add 1U of vertical height of the shelf and have the AC plugs in the back.

A typical ATCA shelf pulls air in from the front, up through the boards, and exhausts out the top rear. Fans are usually located in top of the chassis, therefore all empty slots in the front and rear of the chassis must be filled with blank panels to prevent air leakage. Baseline thermal performance is 300W per slot, with newer high power shelves claiming over 500W per slot. The ShMM queries all intelligent FRUs in the shelf and adjusts the fan speed and attempts to keep all temperature sensors below threshold. Fans are removable and hot swappable. You don't want to be in the room without hearing protection when the fans are at maximum speed.

3 Pulsar IIb Front Board

The Pulsar2b Front Board is a custom ATCA full mesh enabled FPGA-based processor board which has been designed with the goal of creating a scalable architecture abundant in flexible, non-blocking, high bandwidth interconnections. Initially motivated by silicon-based tracking trigger needs for LHC experiments, the Pulsar2b is uniquely positioned as a flexible R&D platform ideally suited to situations where multiple processing engines are tightly coupled. The full mesh backplane interconnections provide an option whereby the firmware designers can effectively blur the distinction between FPGAs, and the Pulsar2b opens up options for data sharing in both space and time. The Pulsar II hardware components are shown in Figure 3 and the Pulsar2b front board block diagram is shown in Figure 4.

3.1 FPGA

A single large FPGA forms the heart of the Pular2b board. The board has been designed to support a mid-size Xilinx Virtex-7 class FPGA device in the FF1927 footprint [12]. Compatible FPGAs include XC7VX415T, XC7VX485T, XC7VX550T, and XC7VX960T. To date all Pulsar2b boards have been assembled with the largest supported device XC7VX690T-2FFG1927C (-2 is the mid speed grade). The XC7VX960T device features 693k logic cells, 3600 DSP slices, 52Mbits of dual port BlockRAM, and 80 GTH transceivers which support line rates up to 11.3Gbps.

Worst case power dissipation in the FPGA is on the order of 60W with approximately 40W going for the transceivers and 20W for the regular I/O and core logic. In general we have found that the actual power usage agrees well with the Xilinx power estimator spreadsheet. A passive 70mm square heat sink is attached to the FPGA and Pulsar2b board. A sensor on the Pulsar2b enables the IPMC to monitor the FPGA die temperature (the FPGA does not need be initialized). This temperature reading is passed on from the IPMC to the shelf manager, which controls the shelf fan speed to insure that all temperature readings on the Pulsar2b board fall within nominal ranges.



Figure 3: The Pulsar IIb front board, RTM, IPMC and PRM mezzanine.




Figure 4: The Pulsar IIb front board block diagram.

3.2 RTM Interface

Ten quad small form factor pluggable transceivers (QSFP+) are located on the RTM. When fully loaded with QSFP+ modules the RTM will support an aggregate bandwidth of 400 Gbps input and output. AC coupling capacitors (which are required when interfacing to the FPGA MGT TX/RX pins) are located in the QSFP+ transceiver and thus are not placed on the Pulsar IIb which leads to a cleaner layout. Since the Pulsar2b FPGA is connected directly to the QSFP+ transceivers the full diagnostic capabilities of the MGTs may be used to evaluate the quality of the RTM links at speeds up to 10Gbps. RTM design details are provided in section 4 and link performance results are summarized in section 6.2.

3.3 Fabric Interface

On the Pulsar2b board up to 28 MGT transceivers are routed directly to the Zone 2 full mesh fabric interface. Per the PICMG ATCA specification a backplane channel consists of 4 bidirectional serial ports (lanes). On the Pulsar2b board these backplane channels are partially loaded: on channel 1 all four ports are used while channels 2 through 13 have only two ports (0,1) used.

Xilinx strongly recommends that all MGT TX and RX data pairs should be AC coupled for proper operation. On ATCA blades the recommendation is to incorporate these AC coupling capacitors on the RX signal pairs coming onto the board from the Zone 2 connectors. The addition of discrete surface mounted capacitors into the high speed data path requires careful PCB layout to minimize attenuation, crosstalk and reflections from impedance discontinuities.

The direct connection to the full-mesh fabric enables the full diagnostic capabilities of the MGT transceivers to evaluate the quality of the full-mesh links at speeds up to 10 Gbps. Communication between Pulsar2b boards has been successfully tested across the entire width of the ATCA backlane with line rates up to 10Gbps. For a summary of the backplane link testing refer to Sections 6.1.1 and 6.1.2.

3.4 Mezzanine Cards

The Pulsar IIb supports up to four FPGA Mezzanine Cards (FMC) with the high pin count (HPC) connectors. Mezzanine cards may contain FPGAs, ASICs, optical transceivers, or any other custom hardware. Each FMC mezzanine card connector is wired directly to the main FPGA on the Pulsar2b and supports 36 user-defined LVDS pairs and 3 10Gbps serial bidirectional lanes. Per the VITA 57.1 specification an FMC mezzanine card is limited to approximately 35W. On the Pulsar2b we have added a few extra 12VDC pins on a small connector next to each FMC connector to increase the power available to the mezzanines. Mezzanine cards are connected to the Pulsar2b JTAG bus and support local and remote programming over the network through the IPMC. A general purpose I2C bus connects each mezzanine card to the main FPGA on the Pulsar2b.

3.5 FPGA Configuration

Upon powerup the Pulsar2b FPGA will attempt to load a bitstream from the on-board SPI flash memory device. At any time the Pulsar2b FPGA may be reconfigured via the JTAG bus. The JTAG bus connects the Pulsar2b FPGA and the four FMC mezzanines in a daisy chain. If a programming cable is connected to the JTAG header on the Pulsar2b the cable will act as the master of the JTAG bus. Otherwise, the IPMC module acts as the JTAG bus master and allows for remote programming over the network using the Xilinx Virtual Cable (XVC) protocol.

The JTAG bus is a daisy chain. If a mezzanine card is not installed or if the installed mezzanine does not support JTAG the user must manually set the JTAG jumper for that mezzanine connector to the BYPASS position. JTAG signals to the mezzanine cards are 3.3V LVTTL levels.

3.6 Backplane Synchronization Interface

The ATCA backplane synchronization interface consists of six LVDS pairs bussed to all slots across the backplane. The first four clock pairs (CLK1A, CLK1B, CLK2A, and CLK2B) are reserved for weird low frequency clocks that only telecom idustries care about. The remaining two clock pairs CLK3A




Figure 5: The Pulsar IIb synchronization interface.

and CLK3B are user defined. A pair of M-LVDS transceivers are used to interface the CLK3A and CLK3B backplane clocks to the Pulsar2b FPGA as shown in Figure 5.

The M-LVDS receivers are always enabled and pass the CLK3A and CLK3B signals to the FPGA. The IPMC mezzanine controls the M-LVDS drivers and it is expected that ONE and ONLY ONE Pulsar2b board in the shelf will be designated as the clock master. Since the drivers are M-LVDS no physical damage will occur if two or more Pulsar2b boards enable the clock drivers, however.

Tests performed at Fermilab and Northwestern University show good performance on the clock signals at clock rates up to 100MHz. Typically we run these clocks slower, using the accelerator bunch crossing clock (typically 40MHz) as the common source to synchronize not only the Pulsar2b boards in the shelf, but Pulsar2b boards in multiple shelves as well.

The backplane clocks are not designed to be precise low-skew low-jitter clock resources. Their main purpose is to keep all Pulsar2b boards in the system aligned to better than a few nanoseconds and provide a common frequency locked reference for all boards to use. Internally the Pulsar2b FPGA uses this 40MHz clock to generate higher frequency clocks using a PLL.

High speed serial links use low jitter local reference clocks to drive the MGT transceivers in the FPGA. These local reference clocks are derived from a 25MHz precision oscillator which feeds into a programmable jitter cleaner frequency synthesis device. The reference clock output frequency is determined by DIP switches on the Pulsar2b board.

3.7 Scratchpad DRAM

The Pulsar2b board includes a 256MB "scratchpad" dynamic RAM connected to the FPGA for reasonably high speed random access. This external memory is typically used for block transfers to and from the much faster BlockRAMs in the FPGA. The recommended component MT41J128M16HA-125 is a single chip 16-bit wide DDR3 800MHz (aka "DDR3-1600") device underclocked at 400MHz. Interfacing to any DDR3 DRAM component is complex and it is recommended to use the Xilinx memory interface generator (MIG) IP core when accessing this external DRAM. Note that this memory chip is a conventional DDR3 memory device which does not guarantee deterministic low latency access times. Despite the extensive optimizations in the Xilinx MIG IP core, read/write latency can vary significantly as the memory controller firmware must work around the DRAM refresh cycles which occur asynchronously in the background.

3.8 Board Management

All ATCA boards require a microcontroller to implement the IPMI hardware management protocol and communicate with the shelf manager boards. On the Pulsar2b this microcontroller resides on a small mezzanine card which is described in more detail in Section 5.

3.9 Sensors and Telemetry

The IPMC mezzanine uses I2C busses to communicate with devices located on the Pulsar2b board. These devices include an ambient air temperature sensor, main FPGA die temperature sensor, a 4kB EEPROM, RTM hot swap controller, and power input module. Additionally, the IPMC connects to the PM-Bus digital interface on the switching regulators. Through this PM-BUS interface the IPMC can monitor the input voltage, output voltage, output current and temperature for every switching regulator on the board.

3.10 Power Distribution

Dual -48VDC feeds enter the Pulsar2b on the Zone 1 connector. These feeds are fused prior to entering the Power Input Module (PIM). The PIM filters the inputs, combines the feeds (diode-OR), maintains proper charge in the "ride out" storage capacitor bank, and generates an isolated 3.3V output which is used to power the IPMC as associated management circuitry. The -48V output from the PIM then goes an isolated eight-brick size high efficency switch mode bus converter rated for 12V at 25A. The output of the bus converter is controlled by the IPMC (and shelf manager) to support hot swap operations. Over-current, over-voltage, or over-temperature fault condition will cause the bus converter to shutdown immediately and alert the IPMC and shelf manager. From the bus converter the main 12V power rail is distributed to the mezzanine card connectors and a group of non-isolated switching regulators for generating the low voltage high current supplies the FPGA requires. The negative output of the 12V bus converter is tied to signal ground. The PIM, bus converter, and all non-isolated switching regulators have a digital PMBus interface through which the IPMC can monitor the various voltages, currents, and converter temperatures.

4 Rear Transition Board

The Pulsar II RTM supports up to 10 Quad Small Form Factor Pluggable (QSFP+) transceivers for a total bandwidth of 400Gbps bidirectional. The RTM is considered an intelligent FRU device and supports hot swap and advanced control and status monitoring. The RTM conforms to the PICMG 3.8 specification which defines the Zone-3 connectors and signal assignments.

4.1 QSFP+ Optical Transceivers

Each QSFP+ transceiver consists of 4 TX and 4 RX channels which can operate at up to 10Gbps for a total data rate of 40Gbps. Active optical cables (AOC) consist of a length of fiber permanently attached to a pair of transcivers. We have tested the RTM at 10Gbps per lane using QSFP+ AOCs from several vendors. Note that the QSFP+ capabilities continue to evolve and currently 56G and 100G AOCs are now available in the QSFP form factor.

QSFP+ transceivers provide a wealth of status information through their I2C interface as specified by EIA-964/SFF-8436[6]. Manditory static status information available through this interface includes: device manufacturer, device model number, serial number, maximum supported line rate, laser wavelength, and typical power requirements. Optionally QSFP+ modules support advanced telemetry such as voltage and temperature monitoring, TX laser power level reporting, RX optical signal detect, and RX optical signal power level. Through the I2C interface control bits offer the ability to: enable/disable individual channels, adjust the differential output swing on the RX copper outputs, select the line rate, adjust the pre/post emphasis and differential output swing on the copper RX outputs.




Figure 6: Front board and RTM power routing and management connections.

4.2 Management Microcontroller

The RTM is considered an intelligent FRU device and has a small microcontroller (called the MMC) to handle IPMI traffic. A small 32-bit ARM Cortex-M3 microcontroller (NXP LPC1317, 72MHz, 64kB flash, 12kB RAM) is used for this purpose. Through a local I2C bus the MMC communicates with an ambient temperature sensor, a 4kB EEPROM, the PM-Bus interface on the DC-DC converter, and the ten QSFP+ transceivers.

4.3 Power Distribution

The RTM is powered through the J30/P30 connector which mates to the Pulsar IIb front board. Through this connector 3.3V management power and the main 12V power rails are delivered to the RTM. Both management and main power rails are monitored and controlled by the IPMC module on the Pulsar IIb front board. The power and management connections related to the RTM are shown in Figure 6.

When the RTM is inserted into the shelf the IPMC first enables the 3.3V management power to the RTM. This allows the RTM MMC microcontroller to boot and begin communication with the IPMC over the I2C bus. The IPMC collects information about the RTM such as sensor data, number and type of installed transceivers, power requirements, etc. The IPMC then informs the ShMM that additional sensor data records have been activated and the ShMM adds these records to the list of sensors to scan periodically. At this point the ShMM informs the IPMC that the RTM main power may be activated. The IPMC commands the hot swap controller to enable the FET switch thus powering up the RTM payload.

The hot swap controller on the front board constantly monitors the voltage and current supplied to the RTM on the 3.3V management and main 12V power rails. In the event of an over-current or over-voltage condition the hot swap controller will disable power to the RTM and will set appropriate error status bits, which will be read by the IPMC and passed along to the ShMM.

If the RTM is in an active powered up state the act of opening the RTM lower handle causes the MMC to send a deactivation request message to the IPMC. The IPMC passes this deactivation message along to the ShMM. The ShMM then removes any applicable sensor data records from its internal database and responds to the IPMC with a request granted message. Upon receipt of this message the IPMC commands the hot swap controller to kill the main power to the RTM. The 3.3V management power to the RTM remains enabled until the RTM is physically unplugged from the front board.

5 Intelligent Platform Management Controller

A small microcontroller is used as an Intelligent Platform Management Controller (IPMC), which is required on all ATCA boards. This microcontroller is responsible for communicating with the ATCA shelf manager using the Intelligent Platform Management Interface (IPMI). Through this interface the dual redundant shelf manager boards monitor temperature and other various board sensors, and coordinate hot swap operations, and configure various board functions.



Figure 7: The Fermilab IPMC mezzanine card.

Several different HEP groups have endevored to produce an IPMC mezzannine card [8][7][9]. Thankfully all groups have settled upon a common form factor and standardized pinout based on a low profile 244-pin mini DIMM module. The FNAL IPMC mezzanine shown in Figure 7 was designed to be simple test platform for implementing basic IPMI functionality as well as some limited extra-IPMI slow control functionality. The Fermilab IPMC uses an ARM Cortex M3 microcontroller (NXP LPC1788FET180) which has 512kB flash, 96kB RAM, and peripherals such as Ethnet, I2C, SPI, etc. A lightweight real time operating system (KEIL RTX) is used to manage multiple tasks running concurrently and a Ethernet MAC and TCP/IP network stack. The LPC Cortex-M3 microcontroller may be programmed only via a direct connection to the 10-pin programming header on the mezzanine.

5.1 Core IPMI Functionality

As soon as the Pulsar2b board is installed in a shelf the IPMC boots and begins to communicate with the active shelf manager board over the IPMI I2C interface. The IPMC identifies itself to the shelf manager, which in turn asks for various Sensor Data Records from the IPMC. These SDRs contain raw sensor readings, description and threshold bits, which the shelf manager uses to build a board profile. Once the shelf manager has determined that the Pulsar2b board power requirements and other "e-key" handshaking has been completed successfully it informs the IPMC that it may turn on power to the board payload (main FPGA, mezzanines). If the RTM is present, the IPMC communicates with the microcontroller on the RTM and also passes this information back to the shelf manager. Power to the RTM is controlled by the IPMC. When the boards are in an operational/active state the shelf manager periodically requests updated SDRs from the IPMC. If any sensor is above or below threshold the shelf manager may generate a minor, major, or non-recoverable alarm state. If a Pulsar2b board or FPGA temperature sensor is above threshold the shelf manager will increase the fan speed as well. The Pulsar2b board contains over 30 various sensors to monitor temperature, voltage, current.

Virtually every component in an ATCA shelf is designed to support hot swap insertion and removal. To remove an Pulsar2b board or RTM first open the lower handle part way and observe the blue HS LED. This LED should blink slowly for a moment while the IPMC and shelf manager negotiate the shutdown procedure and deactivate payload power. Once the HS LED is solid blue the board may be removed from the system. Note that Pulsar II mezzanine cards are NOT hot swappable and can only be removed when the Pulsar2b has been removed from the shelf.

The IPMI specification is deceptively complex as the query/response transations build in complexity as the shelf manager learns more about the board. The Fermilab IPMC software was designed from scratch reading through the IPMI and PICMG documentation and also snooping on the traffic between the IPMC and shelf manager. Complete coverage of the IPMI protocol is not expressly claimed but so far the Fermilab IPMC seems to work fine with the various shelf manager boards in our test stands.

5.2 Non-IPMI Features for Slow Controls

The Fermilab IPMC supports a 100Base-T Ethernet interface, which is used for non-IPMI services over TCP/IP. These services are used for monitoring and various slow controls functions. The MAC address and static IP address of the Ethernet interface are derived from the IPMI hardware address

set on the backplane. On the Pulsar2b board the Fermilab IPMC Ethernet inteface connects to the backplane Base Interface port number 1 and to the Ethernet switch in logical slot number 1.

5.2.1 Xilinx Virtual Cable JTAG Interface

The FNAL IPMC acts as the master on a JTAG bus which connects to the main FPGA and four mezzanine cards on the Pulsar2b board. One way to program the FPGAs on the boards is to plug in a JTAG cable locally. Another option is to program the FPGAs over the network using the Xilinx Virtual Cable (XVC) protocol. The IPMC listens on TCP port 2345 for incoming connections from the Xilinx Vivado Hardware Manager program. Once Vivado has connected to the Pulsar2b IPMC over the network bitstream files can be programmed into the devices and diagnostics such as chipscope and the serial link analyzer can be run remotely. The FNAL IPMC XVC implementation is efficient and throughput is roughly equivalent to a local USB JTAG cable.

5.2.2 SPI Server

The FNAL IPMC connects to the main FPGA over a simple bidirectional four wire SPI bus. This bus is designed to sent simple commands and data to and from registers and memory buffers implented in the main FPGA firmware. To access this bus the user connects to the IPMC over the network on TCP port 1234. Once connected, enter 64 bits (represented by a string of 16 hex ascii characters) and hit return. These 64 bits are clocked into the main FPGA on the MOSI line and 64 bits are sampled on the MISO line and returned to the user as a 16 character hex string. Note that the meaning of these 64 bits is user-defined by the author of the SPI slave module which resides in the main FPGA. The SPI bus may also be accessed from the telnet command line.

5.2.3 FTP

A micro-SD flash memory card is present on the FNAL IPMC and files may be transferred to and from this filesystem over anonymous FTP. FPGA bitsream files (*.bit and *.xsvf) may be transferred to the filesystem so that FPGAs may be programmed automatically upon powerup. The IPMC also updates a log file which resides on the flash filesystem.

5.2.4 Telnet

Users may also tellet into the IPMC to access slow control functions via a command line. There is no username or password on this tellet login as this system was designed to operate on a private network. The command line main menu looks like this:

Pulsar2b> help

Note that the BPCLK command is used to control the backplane synchronization interface. The Pulsar2b board designated as the shelf clock master must have the M-LVDS driver enabled by typing "BPCLK 1" at this menu. The power on default is to DISABLE the M-LVDS driver. This control is only accessible through this telnet interface.




Figure 8: Inconsistant link performance on an early 40G backplane.

6 Link Performance Testing

On the Pulsar IIb board the Virtex-7 FPGA is directly connected to the RTM, four FMC mezzanine card slots as well as the ATCA full-mesh backplane fabric. This direct connection to the enables the full diagnostic capabilities of the MGT transceivers to evaluate the quality of the links at speeds up to 10 Gbps.

First, some background information about link testing. The best indicator of the quality of a high speed link channel is a wide open eye diagram, which indicates large signal margins at the receiver. In the eye diagrams presented in this document the deep blue area represents an operating region where the bit error ratio is better than 10^{-9} .

Historically the eye diagram measurement required the use of a very expensive high speed oscilloscope and very expensive low capacitance active probes. As serial line rates continued to rise, and as signal amplitudes have continued to drop, direct probing of high speed signals has become challenging. One reason for this is that even a high quality scope probe adds a few pF of capacitance, and that additional capacitance is highly disruptive and distorts the waveform's fast (10 picosecond!) edges. Another reason is that high density high pin count BGA packages and high speed PCB layout techniques generally leave no good places to even probe the signals of interest!

Thankfully, silicon designers have addressed these challenges by building advanced diagnostic features into the transceiver itself. Unlike direct observation with an oscilloscope, internal monitoring shows what the received signal looks like after termination and equalization stages have been applied. In Xilinx FPGAs these advanced transceiver diagnostic status and control ports available to the user fabric and JTAG interface. From the Xilinx Vivado Hardware Manager software users can then tune the transceivers and view the statistical eye diagrams in real time. The following sections summarize our results from extensive testing of the various high speed interfaces on the Pulsar2b board.

6.1 Full Mesh Backplane

The abundance of high speed backplane links makes the Pulsar IIb an ideal test platform for characterizing ATCA backplane performance, and to date several vendors have submitted their latest high performance 14 slot full mesh ATCA backplanes to our group for testing. Our backplane test results indicate that channel performance consistency is one of the most significant challenges facing ATCA backplane manufacturers today.

6.1.1 10G and 40G Backplane Testing

Full mesh ATCA backplane testing at Fermilab involves loading several Pulsar2 boards into a shelf, then loading the FPGAs with Xilinx IBERT link test firmware. This firmware drives data patterns out on all backplane TX channels and provides the user with full diagnostic features on the receive side. Through the JTAG interface the Xilinx Vivado Hardware Manager software enables full control of the MGT TX and RX tuning parameters.

Our first experiences with a full mesh backplane were encouraging. The test shelf featured a full mesh backplane rated for 10G per channel (that is, four lanes at 2.5Gbps). The backplane manufacturer indicated that the maximum line rate we should expect would be in the range of 3 to 4Gbps per lane. Our testing however revealed acceptable performance at 6.6Gbps per lane (the limit of our first ATCA board design, the Pulsar2a) with minimal transceiver tuning. When our Pulsar2a boards were installed in a newer shelf with a 40G backplane the link margins and eye diagrams looked even better at 6.6Gbps.




Figure 9: Example links on the COMTEL full mesh backplane, 10Gbps PRBS7.

The Pulsar2b board enabled backplane testing to continue at line rates up to 10Gbps per lane. At speeds above 6.6Gbps the test results were however inconsistent and more difficult to interpret. Several different 40G backplanes from multiple vendors were evaluated in our test stand at Fermilab. Within a shelf a the backplane link performance between pair of Pulsar2b boards would vary significantly from slot to slot. Some slots had beautiful wide open eye diagrams while other slots struggled to establish a link at all or suffered from high bit error rates (Figure 8. On some backplanes it was noted that removing and reinserting the Pulsar2b in the same slot led to differences in link performance, which suggests subtle mechanical mis-alignment between the shelf chassis, backplane, and Pulsar2b board connectors. In all cases our results were shared with the shelf and backplane manufacturers who loaned us the hardware to test.

6.1.2 100G Backplane Testing

In 2014 COMTEL delivered to us one of their first prototype "Air-/-Plane" 100G full mesh backplanes[15]. This backplane was designed with the latest low loss PCB materials and carefully designed to minimize crosstalk and impedance discontinuities through the connectors. COMTEL internal testing with signal generators and time-domain reflectometer equipment indicated good link performance up to 25Gbps per lane. The engineers at COMTEL were anxious to see "real world" test results and our Pulsar2b board was the only platform capable of exercising many backplane links simultaneiously. With this new backplane design the Pulsar2b board performed very well, and for the first time we observed consistantly wide open eyes and error free operation at 10Gbps across the entire shelf as shown in Figure 9.

Now with a high quality backplane we have established that the Pulsar2b board design meets the desgin target of 10Gbps across the backplane. We suspect that 10Gbps is close to the upper speed limit determined largely by the (legacy ADF/ZD) connectors and PCB materials used on the Pulsar2b board design. Future Pulsar boards will be based on Xilinx UltraScale FPGAs, improved connectors, and higher performance low loss PCB materials. These next generation Pulsar boards will seek to demonstrate backplane data rates in the 16Gbps to 25Gbps regime.

6.2 Rear Transition Module

Compared to the longest distance across the ATCA backplane, the traces from the Pulsar2b FPGA to the QSFP+ transceivers on the RTM are short. When Pulsar2b boards communicate over the full mesh backplane both link endpoints are FPGAs, which means that we have full control over the transceiver tuning parameters on both ends of the link. However when the Pulsar2b FPGA communicates with a transceiver on the RTM the tuning options are limited by the QSFP+ module copper interface. Very




Figure 10: RTM link performance, AOC loopback at 10Gbps PRBS7.

few QSFP+ modules support advanced controls such as RX equalization, TX output swing, and TX pre-emphasis. The Pulsar2b FPGA can only adjust the shape and amplitude of the signals going to the QSFP+ transciever. Likewise, the Pulsar2b FPGA can only adjust the termination parameters and equalization on the signals coming from the QSFP+ transceiver. With the help of a passive QSFP loopback module we can nevertheless tune the FPGA transceiver parameters to achieve fair results on the 40 RTM links, as shown in Figure 10.

Only one manufacturer produces the right angle male ADF/ZD data connector detailed in the PICMG 3.8 RTM specification. Our test results indicate that at 10GBps this connector performance is marginal. In particular we have observed crosstalk between adjecent RX TX pairs leading to a reduction in the eye size and bit errors. Careful tuning can eliminate bit error rates however we are considering using alternative high performance low crosstalk connectors for future RTM and Pulsar board designs.

6.3 Mezzanine Cards

The Pulsar2b FPGA connects to four FMC mezzanine connectors, each with 34 user-defined unidirectional LVDS pairs and three bidirectional high speed MGT lanes. The mezzanine card interface was tested using a passive FMC loopback card as well as a fully functional mezzanine card with a




Figure 11: Link performance at 10Gbps PRBS7 between the Pulsar2b FPGA a Kintex UltraScale FPGA on Mezzanine card.

Kintex UltraScale FPGA installed. For more details about the FMC mezzanine card refer to Fermilab Technical Memo 2651-E[10].

6.3.1 Serial Interface

A total of 12 GTH transceivers are used for high speed communication between the Pulsar2b FPGA and the FMC mezzanine cards. Per the VITA 57.1 specification the AC coupling capacitors for these high speed links are to be located on the FMC mezzanine. Figure 11 shows 12 eye diagrams depicting the performance of six 10Gbps links between the Pulsar2b FPGA and a Kintex UltraScale KU060-2 device mounted on a double-wide mezzanine card.

6.3.2 Parallel Interface

Unlike the high speed serial lines which embed the clock in the data steam, data transmission over a parallel bus uses a separate clock, and therefore the receivers are sensitive to the timing skew between the data pairs and the clock. Ideally the clock edges should fall in the center of the data bit valid window as measured at the receiver inputs. As clock frequencies increase the minimum setup and hold time requirements become a significant portion of the bit period. Excessive skew on the data lines results in setup and hold time violations which can lead to bit errors. In our experience the minimum setup and hold times are met using static timing constraints if the clock frequency is less than about 100MHz. At clock frequencies above 100MHz active deskewing the data lines is required. Data deskew and realignment is performed by a programmable precision delay line on each I/O pin. Link training is the process by which the FPGA LVDS receivers adjust this delay line back and forth until the center of the bit period is found. Once the delay line is set the FPGA then adjusts this calibrated delay line to compensate for voltage and temperature variations. Using the link training technique we have successfully tested the mezzanine card parallel bus interface up to 800Mbps per LVDS pair (400MHz clock double data rate sampling on the rising/falling edges). If the mezzanine card or Pulsar2b FPGA is reset the link training procedure should be repeated.

7 System Integration

System integration testing involves not only sending data between Pulsar IIb boards over the backplane channels, but also incorporating the Inter-shelf and Intra-shelf synchronization. In this section we will present the Pulsar IIb hardware and its performance, our two full-crate integration tests including the Inter-shelf and Intra-shelf synchronization using CMS trigger framework control hardware, the results of our 40G and 100G ATCA full mesh backplane performance tests, and how the backplane is used for the development of low-latency time-multiplexed data transfer schemes. Today the Pulsar IIb serial links, including interfacing with RTM and FMC mezzanine as well as full-mesh backplane, all operate reliably at 10 Gbps. We must nevertheless continue to refine our layout techniques as FPGA

transceivers and ATCA backplanes continue their evolution towards ever higher serial bit rates. We will discuss how the push towards higher serial bit rates has challenged us to focus on signal integrity at the PCB level, and the experiences gained throughout the process.

7.1 Synchronization

As will be illustrated in the following sections it is important to distribute a common clock and control signals all Pulsar2b boards in the system.

In our test stand at Fermilab we use a TTC optical link[16] to synchonize up to 24 Pulsar2b boards in two ATCA shelves. A CERN TTCcx VME board drives a local TTC optical link that encodes a simulated 40MHz bunch crossing clock and various control signals. This optical link is passively split and terminates on a pair of custom FMC mezzanine cards. These FMC cards convert the optical signal into an 80Mbps LVDS data stream and 160MHz LVDS clock. Firmware in the Pulsar2b FPGA decodes the data stream into a 40MHz bunch crossing clock and control bits, driven out on the backplane as CLK3A and CLK3B respectively. All Pulsar2b boards in the shelf receive the CLK3A and CLK3B signals from the backplane. The 40MHz CLK3A clock feeds into a PLL and multiplied up to 240MHz and used as the master clock in the Pulsar2b FPGA. The control bits encoded on the CLK3B line are demuxed into A and B channels per the CERN TTC specification. Channel A is used exclusively for the L1ACCEPT control bit, while channel B is used for broadcast control bits such as the bunch crossing zero (BC0) marker and various resets. (The TTC channel B protocol allows for directed control messages to specific geometric regions of the experiment, however the Pulsar2b synchroniziation firmware ignores these messages for the time being.)

It is not critical that the synchonization interface distributes a perfectly clean low jitter reference clock to the Pulsar2b boards. Also, slight timing skew differences between Pulsar2b boards are not a big deal. The main point of the synchronization interface is to keep the Pulsar2b FPGA master clocks frequency locked to a common source and to provide a mechanism to synchronize to the beam turn/orbit structure. Data transmission between Pulsar2b boards always occurs over high speed serial MGT lines. Due to the way have configured our MGT transceivers we can make no assumptions about the phase of the recovered clock and must consider each MGT receiver as a separate clock domain. Our data link transmission scheme runs the high speed links *asynchronously* with respect to the accelerator clock. FIFOs are used to safely cross between the link clock domains and the master clock domain in each Pulsar2b FPGA, as we will see in the following sections.

7.2 Serial Link Encoding

In Xilinx FPGAs the MGTs natively support 8b/10b encoding, and we have used a four byte or 32b/40b configuration at line rates up to 10Gbps. This older encoding scheme has relatively high overhead, but on the plus side DC line balance is strictly maintained and the number of consecutive 1's and 0's is limited to just a few bits. (The PRBS7 test pattern is used to model 8b/10b encoded links.)

The serial transceivers also support 64b/66b encoding by performing some of the scrambling and framing operations outside the MGT in the FPGA fabric. This encoding scheme is more efficient due to the lower overhead however the additional logic increases link latency over 8b/10b native encoding. Unlike 8b/10b the 64b/66b encoding does not inforce strict DC balance on the data stream, resulting in longer runs of 1's and 0's and the subsequent DC baseline wander tends to shrink the eye pattern. (The PRBS31 test pattern is used to model 64b/66b encoded links.)

7.3 Serial Link Clocking and Alignment

High speed data transmission between FPGAs must be reliable, robust, and should incur a minimal latency penalty. In order to minimize latency over the link certain MGT features such as elastic buffers and clock correction have been bypassed or disabled. The link itself runs asynchronous to the FPGA master clock and FIFOs are used to cross clock domains on both the TX and RX side of the link. A key point here is that the link data rate is slightly higher than the user data rate, and this insures that the number of words stored in the FIFOs is kept to a minimum, as this directly impacts link latency.

Figure 12 shows two FPGAs located on different boards. The phase relationship between Master Clock A and Master Clock B is unknown, however these clocks are frequency locked as they are




Figure 12: High speed serial link clock domain crossing and data alignment scheme.

derived from a common source (e.g. the bunch crossing clock) which is distributed over the backplane. Reference clocks A an B are very close in frequency, but not exactly matched as they are derived from local low jitter oscillators on the two boards. TXUSRCLK is derived from reference clock A. RXUSRCLK is derived from the clock recovered from the incoming data stream. (Note that reference clock B is used only to assist the RX MGT PLL lock onto the incoming data stream. RXUSRCLK is not related to reference clock B.)

On the transmit side the user logic writes into the FIFO on the master clock domain. The TX LOGIC block looks at the TX FIFO status flags. If the TX FIFO is not empty then a data word is read from the FIFO, encoded, and sent over the link. If the TX FIFO is empty the TX LOGIC sends a synchronization word such as a K28.5 commas (8b/10b) or command word (64b/66b). These special synchronization words must be sent periodically to insure that the MGT RX properly determines the word boundaries on the incoming serial data. Under normal operating conditions the TX FIFO will periodically go empty since TXUSRCLK is faster than Master Clock A.

On the receive side the MGT RX block deserializes the data stream and outputs parallel words, usually 64 or 32 bits wide. RX LOGIC block discards the synchronization words and writes all other data words into the RX FIFO. The RX user logic waits for the RX FIFO to go non empty, and then begins to read from the RX FIFO in the Master Clock B domain.

This link synchronization scheme has been demonstrated with GTH transceivers in 7-series and Kintex Ultrascale devices at line rates up to 10Gbps. Total link latency varies from 100ns (with 8b/10b encoding) to 150ns (with 64b/66b encoding).

8 The CMS L1 Tracking Trigger Demonstration System

8.1 Introduction

To say that the L1 tracking trigger at CMS is challenging hardware project is an understatement. The CMS detector inner tracker consists of over 13,000 silicon modules arranged in barrels and disks. Each front end silicon module outputs the coordinates of the hits (aka stubs) it detects in each 25ns bunch crossing; this translates into a average continuous data rate on the order of 7Gbps per module, or 100Tbps for the entire tracker. As a level-1 system the tracking trigger must observe every bunch crossing and within a few microseconds reconstruct particle tracks, tagging "interesting" events for more detailed reconstruction and analysis performed by downstream trigger systems and offline CPU farms.

The extremely high input data rate and tight latency requirements dictate that the tracking trigger is implemented as a massively-parallel, hardware-based, brute-force pattern recognition engine. In our demonstration system the pattern recognition stage uses a combination of FPGAs and Pattern Recognition Associative Memory (PRAM)[17] custom ASIC chips; this logic is located on a small board we call the Pattern Recognition Mezzanine (PRM) and is described in detail in Fermilab Technical Memo 2651-E[10].

Designing the high performance PRM is however only one challenging part of the demonstration system. Another formidible challenge is data delivery, or the mechanism by which the input stubs are routed from the front end detector modules to the PRMs. The data delivery challenge is partially physical, that is, how should the detector be partitioned and how should fibers be routed between boards in an manner that is efficient, scalable, and flexible. The other part of the data delivery challenge all about buying time. At the LHC each bunch crossing is 25ns and that event rate is simply too fast for a single PRM to process an event. It's not even enough time to get any meaningful work done in a single pipeline stage. So the way we extend or create more processing time is to use several PRMs in parallel and use time multiplexed data transfers to distribute event data. In order to tackle the data delivery challenge we divide and conquer in both space (by dividing the tracker into regions or towers) and time (by time multiplexed data transfers). In the following sections we show how the Pulsar2b front boards and the ATCA full mesh backplane address the data delivery challenge and offer a solution that is elegent, balanced and flexible.

8.2 Data Delivery Overview

The L1 Tracking Trigger demonstrator is designed to model one trigger tower, or a region of the detector consisting of approximately 290 front end modules. In order to find tracks which originate in neighboring towers the front end module data is duplicated and shared across tower boundaries and this increases the number of links by 10%, for a total of 320 links per tower. The trigger tower processor is a single 14-slot ATCA shelf with up to 12 Pulsar2b boards, which are configured to be Pattern Recognition Boards (PRB). Typically we use 10 PRBs per shelf, which is a managable 32 input links per board.

In the following sections we will illustrate how the PRB boards in shelf communiate with each other over the full mesh backplane. This new architecture is unique in that it effectively blurs the distinction between individual PRBs; one benefit of the robust interconnections between PRBs is that a fiber may enter the shelf on *any* input. When one considers all inputs to be equivalent this opens up options for link balancing, load sharing, future expansion, redundancy, etc. The full mesh architecture is compared and contrasted with more traditional, fixed "direct flow" interconnections in Appendix A.

All PRBs in the shelf receive module data over the fiber links. Stubs (aka hits) for 8 events (aka bunch crossings, BX) are packed into 200ns fixed length packet or "train". This format allows for some variation in the number of stubs per BX. Trains are roughly aligned in time (to within a nanosecond or so) and are received continously with no inter-train gaps.

As mentioned previously, each BX is only 25ns. This period is too short to perform any real processing of event data. Time multiplexing event data an array of identical processors is the technique we employ to increase the amount of time between events. The process by which PRB boards receive input data, exchange data over the backplane, and present the stubs for a complete BX to a PRM mezzanine is what we refer to as *data delivery*. In our demonstration system we use time multiplexing period of 20, which means that a given PRM will see every 20th event (or a new event every 500ns). It's worth pointing out that the PRM cannot do ALL the processing within 500ns; within the PRM the processing stages are still pipelined and thus at any given time there are several events working their way through the PRM. Time multiplexing increases the maximum time we can take in each pipeline stage. For example, we have 500ns to transfer all stubs from the PRB up to the PRM mezzanine; we have 500ns to transfer stubs into the PRAM device; we have 500ns to read out the roads from the PRAM, etc.

8.3 Fermilab Test Stand

Our tracking trigger test stand is comprised of two ATCA shelves and a VME crate shown in Figure 13. The VME crate hosts the TTCcx board, which drives the master clock and control signal on a short optical fiber to the two ATCA shelves. Ten Pulsar2b boards in the lower ATCA shelf are configured as Data Source Boards (DSB). These DSBs do not have any mezzanine cards installed and require no communicatation across the full mesh backplane. Test vectors are loaded into the DSBs and then sent at high speed (up to 10Gbps) through 100 QSFP+ fibers to ten Pulsar2b boards in upper ATCA shelf. The upper ATCA shelf is the "device under test" where the Pulsar2b boards are configured as Pattern Recognition Boards (PRB). In this shelf the PRBs communicate over the full mesh backplane to implement the time multiplexed data transfer scheme. A few PRBs in this shelf have PRM mezzanines installed which allows us to test the full chain from input stubs to found tracks.



Figure 13: The Pulsar2 test stand at Fermilab. The upper ATCA shelf (COMTEL) is for Pattern Recognition Boards (PRBs) and the lower shelf (Schroff) is for Data Source Boards (DSBs). The short rack contains a VME crate and TTCcx board. Inset: the rear of the rack showing 100 QSFP+ cables connecting the two ATCA shelves.




Figure 14: Smoke detection and AC power interlock in the test stand rack.




Figure 15: Data Source Board firmware block diagram.

8.3.1 Safety and Interlocks

The rack is fitted with a smoke detector and AC power interlock system as shown in Figure 14. A single phase 20A 120VAC outlet is sufficient for powering the rack. If smoke is detected the Rack Protection System (RPS) 1U chassis [11] will drop the 12VDC interlock signal and the AC distribution system (SurgeX SX-1120-RT) will cut power to the two ATCA shelves in the rack. AC power will remain off and the RPS will sound an alarm until manually reset. The upper ATCA shelf is a COMTEL CO-14 chassis with up to five redundant AC/DC power supplies; currently we are only using 3 power supplies in this shelf. The lower ATCA shelf is a Schroff/Pentair 40G model with a single AC-DC power supply installed (three PS bays are empty).

8.4 Data Source Boards

The DSB stores simulated event data in a TX buffer and injects this data into the system at full speed. DSBs can also receive link data at full speed and store it in RX buffers for later readout. In our test stand we use 10 Pulsar2b boards as DSBs and these boards send and receive up to 400 links at rates up to 10Gbps for a total of 4Tbps. This is enough links to simulate inputs coming from front end modules in the home tower and a portion of each neighbor tower as well. DSBs are synchronized to the master clock and support continuous and one shot burst transmission modes. Event data is stored in the internal buffers in the DSB FPGA and this memory is deep enough to hold several hundred events. These event data buffers may be written to or read at any time from a Linux PC on our local network.

8.4.1 DSB Firmware

A simplified version of the DSB firmware is shown in Figure 15.

The synchronization interface receives the TTC CLK3A and CLK3B signals from the ATCA backplane as described in Sections 3.6 and Section 7.1. From these TTC signals the synchronization interface firmware extracts a bunch crossing zero (BC0) signal which indicates the first BX of an LHC orbit (period = 89 microseconds) and event counter reset signal (EC0) which is a generated by the the user.

The TX Logic module operates in either single shot or continuous mode. In single shot mode this module waits to be armed by the the user asserting EC0. Then, at the next BC0 the TX Logic begins to dump the contents of the TX Buffer to the MGT transmitter. When the end of the TX Buffer is reached it then halts and waits to be re-armed by EC0. When idle the MGT transmitter sends nulls or comma characters. In continuous mode the TX Logic automatically re-arms at the end of each LHC orbit, so that the first word of the TX Buffer always follows shortly after BC0. The TX Logic and TX Buffer are clocked by the MGT TXUSRCLK, which is derived from the local reference clock oscillator. To the TX Logic module the BC0 and EC0 signals are *asynchronous*, and therefore sampling error will result in link to link skew of one TXUSRCLK period (worst case a few nanoseconds). This is not a problem for the reasons described in Section 7.3.




Figure 16: The Pattern Recognition Board firmware block diagram. The observation points shown in red are used to describe PRB latency figures in Section 8.6.

On the receive side the RX logic module waits to be armed by the user asserting EC0. Once armed the RX Logic module waits for the BC0 marker then stores the next N words it receives from the MGT. The contents of the RX buffer may then be read out through the Ethernet interface. The RX Logic module and RX Buffer are clocked by the RXUSRCLK from the MGT.

8.4.2 DSB Network Connection

The Gigabit Ethernet Interface allows users read and write access to the TX and RX Buffers; these buffers are implemented in dual port BlockRAM and may accessed at any time. In the DSB firmware the Ethernet interface has been implemented using the IPBus[13] and "Off the shelf" Ethernet interface (OEI)[14] firmware designs. Both interfaces use a simple UDP packet protocol to perform block writes and reads to and from addresses defined in the DSB firmware. The DSB board uses backplane fabric channel 1 port 0 to establish a full duplex gigabit Ethernet link to a switch in logical slot 1. A Linux PC connects to this ATCA switch forming a private network used to communicate with the DSBs in the shelf.

8.5 Pattern Recognition Boards

The primary function of the PRB is data delivery: to receive stubs on the RTM inputs; to unpack and sort stubs by BX; to exchange stubs with other PRBs over the full mesh fabric backplane; to sort stubs by layer; and finally, to deliver the complete set of stubs for one BX to a PRM mezzanine. At all stages the PRM firmware has been optimized to reduce latency to a minimum.

It's important to note that most stubs entering the shelf will pass through TWO PRB FPGAs before arriving at the destination PRM. First, stubs arrive at the RTM input and are aligned, unpacked, demultiplexed by BX, and merged before being sent over the backplane to another PRBs. Secondly, stubs enter the PRB FPGA from the backplane and these stubs are then aligned, demultiplexed by layer and merged into a few streams before transmission to the PRMs. If an incoming stub (from the RTM) does not need to be shared with any other PRB in the shelf it bypasses the backplane completely and is stored in a FIFO used directly to the second stage layer sort logic as shown in Figure 16.

8.5.1 Receive Logic, Alignment and Unpacking

The PRB FPGA receives up to 40 links from the RTM. Deskewing and aligning these data streams is described in Section 7.3. Both 64b/66b and 8b/10b encoding standards have been used in the PRB firmware designs; the MGT data bus width is however 32 bits regardless of the encoding standard employed.

The input packet or "train" format has a fixed length of 200ns and trains arrive continuously with no gaps in between. Each "PRBF1" format train consists of: header; a trailer; and payload section with a variable number of stubs for 8 BX. Unfortunately in this format specification the stub word boundaries do not align with the 32 bit MGT data bus. This means that the entire 200ns train must be unpacked by first shifting the data into FPGA registers and then copied over to another set of




Figure 17: Two examples of stub merge logic. The "parking" design (left) left uses an array of FIFOs while the "streaming" design (right) is based around a tree of internally buffered sort nodes.

registers before reading out. After the unpacking stage stubs are aligned to internal 32 bit buses and are transferred on a single clock edge.

8.5.2 BX Demux and Merge Logic

At this stage of the front end logic each input link has become a 32 bit wide bus synchronized to the FPGA master clock (typically 240MHz). Each of these buses may be carrying a stub belonging to any one of 8 BX, or no stub at all. The next step is to demultiplex stubs by BX. For example, if the PRB FPGA has 32 RTM inputs after demultiplexing we now have 32 x 8 buses; each bus is 32 bits wide and carries stubs belonging to the same BX.

At this point we have large number of sparsely occupied buses which will need to be merged down to a few data streams prior to transmission over the full mesh backplane. Two methods have so far been explored for performing this merge operation: parking and streaming.

The parking style merge logic uses an 2-D array of FIFOs: rows correspond to input links and columns correspond to BX numbers, as shown in Figuremergelogic. Operations on this FIFO array occur in two distinct, non-overlapping write and read phases; each phase is 200ns long in order to line up with the input train structure. During the write phase the input buses drop stubs into the appropriate FIFOs; because the input buses are already demuliplexed the write logic is very simple and fast. At the end of the 200ns period all input stubs have been deposited into the proper FIFOs and the readout phase can begin. Read logic scans down the columns of the array looking for non-empty FIFOs. When an non-empty FIFO is encountered, stubs are read out sequentially until the FIFO is empty, then the scanning process continues on down the column to the next non-empty FIFO. The read logic is complex due to the read-ahead logic used to insure that no extra clock cycles are wasted skipping over empty FIFOs (e.g. zero suppresed readout). At the end of the 200ns readout phase all FIFOs are reset and any remaining stubs are lost. Write and read operations cannot occur simulationally on the FIFO array, and thus for continuous operation the parking merge logic must be duplicated. If we assume 32 input links then each FIFO array uses $32 \ge 8 = 256$ FIFOs, or 512 total. Using BlockRAM for FIFOs would then consume 17% of the resources in the XC7VX690 FPGA. Latency as measured from first stub in to first stub out is 200ns.

The "stream" architecture is an alternative merge design that seeks to minimize latency through the use of binary tree elements shown in Figure mergelogic. Stubs enter the merge tree and progress through tiers of nodes to the output bus. Nodes buffer incoming stubs in small FIFOs which may be implemented in BlockRAM or distributed RAM. Simple control logic in each node monitors the two FIFO empty flags and determines which stub will advance to the output. Unlike the parking merge logic streaming does not have distinct write and read phases; stubs continuously flow through the tree structure to the output. As always, care must be taken to insure that stubs from a previous event do not lurk around to corrupt the next event. The End of Event (EOE) signal is asserted on the last clock cycle of the 200ns train and this forces all FIFOs to empty just before the next set of stubs arrives. To implement a single 32 input merge tree 30 nodes (60 FIFOs) are required. The complete BX Merge block requires 8 merge trees, one per BX, for a total of 240 nodes or 480 FIFOs, or about 10% of the

	T1	T2	T3	T4	T5
Slot 3	BX0		BX3	BX2	BX1
Slot 4	BX1	BX0		BX3	BX2
Slot 5	BX2	BX1	BX0	•••	BX3
Slot 6	BX3	BX2	BX1	BX0	
Slot 7		BX3	BX2	BX1	BX0
Slot 8	BX4		BX7	BX6	BX5
Slot 9	BX5	BX4		BX7	BX6
Slot 10	BX6	BX5	BX4	•••	BX7
Slot 11	BX7	BX6	BX5	BX4	
Slot 12		BX7	BX6	BX5	BX4

Table 1: Example rotation scheme with ten PRBs.

XC7VX690T FPGA if distributed RAM is used for the FIFOs. Latency through the merge tree is 7 clock cycles or 29ns at 240MHz.

8.5.3 Data Transfer Across the Full Mesh Fabric

Stub data transfers over the full mesh backplane must always be completed in 200ns or less, as this period matches the rate which incoming trains arrive on the RTM inputs. All Pulsar2b boards in the shelf are connected over two bidirectional lanes on the full mesh fabric; all backplane lanes are dedicated, direct, point to point connections so the overhead associated with channel sharing and bus arbitration is avoided completely. Assuming a line rate of 10Gbps per lane then a total of about 100 stubs can be transferred from one PRB to another PRB within the 200ns window.

At any given time eight PRBs receive stub data (corresponding to the 8 BXs in the train) from other PRBs in the shelf via the backplane. For example, as the first trains arrive at the shelf all PRBs demultiplex stubs by BX and merge them into streams which will be sent over the backplane fabric. All PRBs send BX0 stubs to the PRB in slot 3; BX1 stubs are sent to the PRB in slot 4; BX2 stubs to slot 5; and so on for all 8 BX. In a static configuration the mapping between destination PRB slot and BX is fixed; so in this example the PRB in slot 3 receives BX0 stubs from all other PRBs and a new event arrives every 200ns.

In a dynamic, rotating configuration the number of possible destination PRBs is greater than eight, and the slot-BX assignments change with each new 200ns train. There are however still only 8 destination PRBs receiving stubs from the backplane at any given time. To illustrate this consider a shelf with ten PRBs: all ten PRBs receive stubs from RTM inputs, and all ten PRBs are eligible to receive stubs from the backplane. Backplane transfers between PRBs still take place in 200ns, but two out of the ten PRBs receive no stubs from the backplane in a given cycle. This rotation scheme is shown in Table 1. Here all ten PRBs receive the first train (T1) from the RTM links. After demulplexing and merging the stubs all PRBs send BX0 stubs over the backplane to the PRB in slot 3; all PRBs send BX1 stubs to slot 4, and so on. The PRBs in slot 7 and 12 sit out this time and receive no stubs from the backplane. In the next train (T2) the PRBs in slots 7 and 12 are active and receive stubs from the backplane while the PRBs in slots 3 and 8 do not. This example rotation scheme repeats every five trains and within this 5 train cycle every PRB will receive four 200ns transfers from the backplane and rest for one 200ns period. FIFOs in the PRB datapath (see Figure 16) act as shock absorbers and smooth out these incoming data bursts and allow for continuous data flow to the PRM mezzanine boards. In this example the rotation scheme has increased the *average* event period from 200ns to 250ns.

8.5.4 Layer Sort Logic

All stubs entering the PRB from the backplane fabric belong to the same BX and arrive within a 200ns window. These stubs are then demulipexed again, this time by detector layer, and merged into six streams prior to transmission to the PRM mezzanines. The demultiplex and merge logic is very similar to the logic described in Section 8.5.2. In our baseline design we use a pair of PRMs on each PRB board; these two PRMs handle different events so we again increase our available processing by

Observation Point	Description	Latency(ns)	Start(ns)	End(ns)
1	Module data arrives at RTM inputs		0	200
	MGT RX and alignment	130		
	Unpack PRBF and format	200		
2	Stubs after formatting		330	530
	Stub BX demux and merge (park)	200		
	MGT TX	100		
3	Stub transfer on full mesh		630	830
	MGT RX and alignment	130		
	Stub Layer demux and merge (park)	200		
4	Stubs after layer merge		960	1160
	PRM demux and FIFO	25		
	MGT TX	100		
5	Stub transfer to PRM		1085	1585

Table 2: Pattern Recognition Board Latency.

time multiplexing between the two mezzanines. In the example rotation scheme described in the prior section the PRB receives a new event (on average) every 250ns. Using a pair of time muliplexed PRMs doubles this period and now each PRM will see a new event every 500ns. (This period also represents the maximum duration of PRB to PRM data transfer window, as well as the fundamental step size in the PRM pipeline stages.)

8.6 Data Delivery Latency

Latency figures through the PRB are described in Table 2. (The observation points are marked in red on the block diagram in Figure 16.) PRB data delivery begins at the RTM inputs (point 1) and ends at the PRM input (point 5). For the BX and Layer merge logic the "parking" architecture (described in Section 8.5.2) is assumed. In this example eight PRBs are used and the PRB-BX mapping is static, e.g. no rotation. Figure 18 shows the PRB latency as measured on hardware at the test stand.

PRM latency is described in the companion Technical Memo TM-2651-E[10].




Figure 18: PRB latency as measured on the test stand hardware. Channel 2 (blue) shows the arrival of the first stub into the PRB from the RTM (aka point 1) Channel 3 (purple) shows the first stub arriving at the PRM input (point 5). The time between this markers is shown as 1100ns which is in good agreement with our PRB latency estimate of 1085ns from Table 2.




Figure 19: Two simple examples of data distribution architectures based on a full mesh network (left) and "direct flow" fibers (right).

Appendix A Full Mesh and Direct Flow Architecture

Several groups have proposed designs for the CMS L1 Tracking Trigger hardware. While all tracking trigger hardware designs make use of time multiplexing techniques, the data data delivery mechanism differs substantially in terms of how individual boards are connected together. Two network topologies have emerged: full mesh and direct flow; in this section we will discuss the merits of each system.

A.1 Full Mesh

Our data delivery scheme is based around the full mesh network; having abundant non-blocking high speed communication channels *between all boards in the shelf* is essential to our data delivery scheme and central to how our time multiplexed transfer scheme works (see Section 8.5 for details). An example system based around all full mesh network is shown on the left side of Figure 19. Here all eight boards receive fixed length "trains" from the front end modules. Within each fixed length train there are varying numbers of stubs for up to eight bunch crossings (BX). Upon reception of these trains the boards demultiplex and combine incoming stubs by BX and these data streams are output to the full mesh network. In this simple example there are eight boards so the BX to board assignments are static: the full mesh network assures that each board sends all stubs belonging to BX0 to board 0; all stubs belonging to BX1 are routed to board 1, etc. Likewise, board 0 receives all stubs belonging to BX0 from all boards; board 1 receives all BX1 stubs, etc. Now all stubs for a given BX are in one place pattern recognition and track finding can begin.

A.2 Direct Flow

The system shown on the right in Figure 19 is an example of the so called "direct flow" architecture. The most significant difference between full mesh and direct flow is that with the latter case the demultipexing and processing functions take place in separate boards. Front end modules connect to DTC boards, which form the first hardware layer where stub demultiplexing takes place. The DTC boards send stubs to the second hardware layer where PR boards process the event. The fiber network between the DTC boards and PR boards in some ways functions like a full mesh network, and thus delivers all stubs belonging to one event into a given PR board. Consequently no communication between PR boards is required.

A.2.1 DTC Boards

The purpose of the DTC board is to receive stubs from the front end modules, demultiplex the stubs by BX and merge these streams into output links which go to the PR boards. Thus the number of DTC output links equals the time multiplex period. In our simple example each DTC board has 8 outputs and sends to eight PR boards.

In a direct flow system challenges arise when a DTC board needs to send to more than one geometric region, for example when stubs need to shared across tower or sector boundaries. Since sharing between PR boards takes cannot occur it is solely the responsibility of the DTC to duplicate stub data and drive the extra output links to PR boards in other regions. When additional DTC outputs are required they must be added in groups, one link per TM period. As we will see in subsequent sections the region boundaries have been carefully selected as to minimize the number of regions and number of DTC outputs required.

A.2.2 Link Bandwidth

It is generally understood that in the direct flow scheme there is one and only one fiber link connecting a DTC - PR board pair.

is hardware layer called the DTC, and the pattern recogition and other processing occurs in the PR boards. DTC boards and PR boards are connected with simplex fiber optic links. Since demultiplexing is done in the DTC there is no need for communication between PR boards; this simplifies somewhat the design of the PR board I/O, however, as we will see the fiber network between the DTC and PR boards can grow quite complex.

The fixed length trains generated by the front end modules are received by the DTC boards. The DTC boards demultiplex stubs by BX and send these stubs to the appropriate PR boards over fibers.

The number of PR boards determines the time multiplex period in the direct flow architecture. The number of PR boards determines the number of outputs per DTC board as well.

A.2.3 Fiber Mapping

bundles of 12 fibers mixer boxes

Appendix B MGT Channel Assignments

Some TX or RX differential pairs have been flipped to improve the physical PCB layout. These flipped pairs are indicated by a Y in the TX-INV or RX-INV columns.

L-Channel	Type	Quad	Location	TX-INV	RX-INV
FMC1-0	FMC	219-3	MGT-X0Y39	Y	Y
FMC1-1	FMC	219-2	MGT-X0Y38	•	Y
FMC1-2	FMC	219-1	MGT-X0Y37	•	Y
FMC2-0	FMC	219-0	MGT-X0Y36	•	
FMC2-1	FMC	218-3	MGT-X0Y35	Y	
FMC2-2	FMC	218-2	MGT-X0Y34	•	
Q0-1	RTM	218-1	MGT-X0Y33	•	
Q0-2	RTM	218-0	MGT-X0Y32	•	
Q0-3	RTM	217-3	MGT-X0Y31	•	•
Q0-4	RTM	217-2	MGT-X0Y30	•	•
Q1-1	RTM	217-1	MGT-X0Y29	•	•
Q1-2	RTM	217-0	MGT-X0Y28		
Q1-3	RTM	216-3	MGT-X0Y27		
Q1-4	RTM	216-2	MGT-X0Y26	•	•
Q2-1	RTM	216-1	MGT-X0Y25	•	•
Q2-2	RTM	216-0	MGT-X0Y24	•	•
Q2-3	RTM	215-3	MGT-X0Y23	•	
Q2-4	RTM	215-2	MGT-X0Y22	•	
Q3-1	RTM	215-1	MGT-X0Y21	•	
Q3-2	RTM	215-0	MGT-X0Y20	•	•
Q3-3	RTM	214-3	MGT-X0Y19	•	
Q3-4	RTM	214-2	MGT-X0Y18	•	
Q4-1	RTM	214-1	MGT-X0Y17	•	•
Q4-2	RTM	214-0	MGT-X0Y16	•	Y
Q4-3	RTM	213-3	MGT-X0Y15	•	•
Q4-4	RTM	213-2	MGT-X0Y14	•	
Q5-1	RTM	213-1	MGT-X0Y13		•
Q5-2	RTM	213-0	MGT-X0Y12	•	•
Q5-3	RTM	212-3	MGT-X0Y11	Y	
Q5-4	RTM	212-2	MGT-X0Y10		Y
Q6-1	RTM	212-1	MGT-X0Y9		
Q6-2	RTM	212-0	MGT-X0Y8		
Q6-3	RTM	211-3	MGT-X0Y7		
Q6-4	RTM	211-2	MGT-X0Y6	Y	•
Q7-1	RTM	211-1	MGT-X0Y5	•	•
Q7-2	RTM	211-0	MGT-X0Y4	•	•
Q7-3	RTM	210-3	MGT-X0Y3	•	•
Q7-4	RTM	210-2	MGT-X0Y2	•	•
Q8-1	RTM	210-1	MGT-X0Y1	•	•
Q8-2	RTM	210-0	MGT-X0Y0	•	

Table 3: Pulsar2b FPGA MGT Channel Assignments, Left Column.

R-Channel	Type	Quad	Ų	TX-INV	
FMC4-2	FMC	119-3	MGT-X1Y39		Y
FMC4-1	FMC	119-2	MGT-X1Y38	Y	
FMC4-0	FMC	119-1	MGT-X1Y37	Y	Y
FMC3-2	FMC	119-0	MGT-X1Y36		
FMC3-1	FMC	118-3	MGT-X1Y35	•	
FMC3-0	FMC	118-2	MGT-X1Y34		Y
C1P0	Fabric	118-1	MGT-X1Y33		
C1P1	Fabric	118-0	MGT-X1Y32		
C1P2	Fabric	117-3	MGT-X1Y31		
C1P3	Fabric	117-2	MGT-X1Y30		
C2P0	Fabric	117-1	MGT-X1Y29		
C2P1	Fabric	117-0	MGT-X1Y28		
C3P0	Fabric	116-3	MGT-X1Y27	•	
C3P1	Fabric	116-2	MGT-X1Y26	•	.
C4P0	Fabric	116-1	MGT-X1Y25	•	
C4P1	Fabric	116-0	MGT-X1Y24		
C5P0	Fabric	115-3	MGT-X1Y23		
C5P1	Fabric	115-2	MGT-X1Y22		
C6P0	Fabric	115-1	MGT-X1Y21		•
C6P1	Fabric	115-0	MGT-X1Y20		•
C7P0	Fabric	114-3	MGT-X1Y19		Y
C7P1	Fabric	114-2	MGT-X1Y18	•	•
C8P0	Fabric	114-1	MGT-X1Y17		•
C8P1	Fabric	114-0	MGT-X1Y16	•	
C9P0	Fabric	113-3	MGT-X1Y15		
C9P1	Fabric	113-2	MGT-X1Y14		•
C10P0	Fabric	113-1	MGT-X1Y13		•
C10P1	Fabric	113-0	MGT-X1Y12		•
C11P0	Fabric	112-3	MGT-X1Y11		•
C11P1	Fabric	112-2	MGT-X1Y10		•
C12P0	Fabric	112-1	MGT-X1Y9		
C12P1	Fabric	112-0	MGT-X1Y8		
C13P0	Fabric	111-3	MGT-X1Y7		
C13P1	Fabric	111-2	MGT-X1Y6	Y	
Q9-4	RTM	111-1	MGT-X1Y5		
Q9-3	RTM	111-0	MGT-X1Y4	Y	
Q9-2	RTM	110-3	MGT-X1Y3	Y	Y
Q9-1	RTM	110-2	MGT-X1Y2	Y	Y
Q8-4	RTM	110-1	MGT-X1Y1	Y	Y
Q8-3	RTM	110-0	MGT-X1Y0	Y	Y

Table 4: Pulsar2b FPGA MGT Channel Assignments, Right Column.

Appendix C LVDS Signal Assignments for Mezzanines

The parallel LVDS interface consists of two clock pairs and 34 data pairs per FMC connector. The clock pairs CLK0 and CLK1 are generally understood to be OUTPUTS FROM the mezzanine card TO the Pulsar2b FPGA. If a clock needs to be sent from the Pulsar2b FPGA to the mezzanine card use the LA00 pair for this purpose. The PSNT pin is grounded on the FMC mezzanine card. On the Pulsar2b FPGA this pin should be an input with an internal weak pullup resistor enabled. Thus this signal acts as an active low signal to indicate that an FMC mezzanine is installed. LVDS P/N pairs marked with * have been flipped to make the layout cleaner and should be inverted in firmware.

Pin Name Pin Name Pin Name H29 FB1.CLK0.N E32 FB1.LA16.N* H33 FB2.CLK0.N* T24 FB2.LA16*.N H28 FB1.CLK1.N K28 FB1.LA17.N* H30 FB2.CLK1.N* U25 FB2.LA17*.P G33 FB1.LA00.N* A30 FB1.LA18.N* G30 FB2.LA00.N* A24 FB2.LA17*.P G33 FB1.LA00.N* A30 FB1.LA18.N* G30 FB2.LA00.N* A24 FB2.LA17*.P G31 FB1.LA01.P* L29 FB1.LA19.N* FB2.LA00.N* B27 FB2.LA19.P G32 FB1.LA0.P* L29 FB1.LA19.P* D25 FB2.LA01.P* C27 FB2.LA22.N* G33 FB1.LA02.P* C33 FB1.LA20.P* P27 FB2.LA02.P* C28 FB2.LA22.P G33 FB1.LA03.P D31 FB1.LA21.P* E24 FB2.LA03.P* C26 FB2.LA22.P G33 FB1.LA04.N* E31 FB1.LA22.P* F33 FB2.LA04.N* F	Table 5: Pulsar2b LVDS Signal Assignments for Mezzanines 1 and 2.									
H28 FB1.CLK0.P E33 FB1.LA16.P* H33 FB2.CLK0.P* T25 FB2.LA16*.P J27 FB1.CLK1.P J29 FB1.LA17.N* H30 FB2.CLK1.N* U25 FB2.LA17*.N K27 FB1.CLK1.P J29 FB1.LA18.N* G30 FB2.CLK1.P* U26 FB2.LA17*.N G33 FB1.LA00.N* A30 FB1.LA18.N* G28 FB2.LA00.N* A24 FB2.LA18*.N G31 FB1.LA01.N* M28 FB1.LA19.P* D25 FB2.LA01.P* C27 FB2.LA19.N G32 FB1.LA02.P* C33 FB1.LA20.N* R27 FB2.LA02.N* C28 FB2.LA20*.N F31 FB1.LA03.N D30 FB1.LA21.N* E23 FB2.LA02.N* C25 FB2.LA21.N N33 FB1.LA04.N* E31 FB1.LA22.N* G23 FB2.LA04.N* F26 FB2.LA22*.N K33 FB1.LA04.N* E31 FB1.LA22.P* F23 FB2.LA04.N* F26 FB2.LA2*.N C29 FB1.LA04.N* E31 FB1.LA22.P* F32 FB2.LA04.N* F26 FB2.LA2*.N	Pin	Name	Pin	Name	Pin	Name	Pin	Name		
J27 FB1.CLK1.N K28 FB1.LA17.N* H30 FB2.CLK1.N* U25 FB2.LA17*.N G33 FB1.LA00.N* A30 FB1.LA17.P* G30 FB2.LA00.N* A24 FB2.LA17*.N G33 FB1.LA00.N* A30 FB1.LA18.N* G28 FB2.LA00.N* A24 FB2.LA18*.P G31 FB1.LA01.N* M28 FB1.LA19.N* D24 FB2.LA01.N* B27 FB2.LA19.P G32 FB1.LA02.N* C32 FB1.LA20.N* R27 FB2.LA02.N* C28 FB2.LA20*.N F31 FB1.LA03.N D30 FB1.LA21.N* E23 FB2.LA02.P* B28 FB2.LA21.N N33 FB1.LA03.P D31 FB1.LA22.N* E23 FB2.LA04.N* F26 FB2.LA22*.N N33 FB1.LA04.N* E31 FB1.LA22.N* E24 FB2.LA04.N* F26 FB2.LA22*.N K33 FB1.LA05.N* H27 FB1.LA22.N* E24 FB2.LA04.N* F26 FB2.LA2*.N C29 FB1.LA05.N* H27	H29	FB1_CLK0_N	E32	FB1_LA16_N*	H32	FB2_CLK0_N*	T24	FB2_LA16*_N		
K27 FB1.CLK1.P J29 FB1.LA17.P* G30 FB2.CLK1.P* U26 FB2.LA17*.P G33 FB1LA00.N* A30 FB1.LA18.N* G28 FB2.LA00.N* A24 FB2.LA18*.P G31 FB1LA01.N* M28 FB1.LA19.N* F28 FB2.LA01.N* B27 FB2.LA18*.P G31 FB1LA01.N* M28 FB1.LA19.P* D25 FB2.LA01.N* B27 FB2.LA19.P G32 FB1.LA02.N* C32 FB1.LA20.N* R27 FB2.LA02.N* C28 FB2.LA20*.N F31 FB1.LA02.P* C33 FB1.LA21.P* E24 FB2.LA03.N* B25 FB2.LA21.P M33 FB1.LA04.N* E31 FB1.LA21.P* E24 FB2.LA04.N* F26 FB2.LA22.P.N N33 FB1.LA04.P* D32 FB1.LA22.N* H23 FB2.LA04.N* F26 FB2.LA21.P L33 FB1.LA05.N* H27 FB1.LA23.N* H23 FB2.LA04.N* F26 FB2.LA24*.N K33 FB1.LA05.P* G27 FB1.LA23.N* H23 FB2.LA05.N* D26 FB2.LA24*.N	H28	FB1_CLK0_P	E33	FB1_LA16_P*	H33	FB2_CLK0_P*	T25	FB2_LA16*_P		
G33 FB1LA00.N* A30 FB1LA18.N* G28 FB2LA00.N* A24 FB2LA18*.N F33 FB1LA00.P* A31 FB1LA18.P* F28 FB2LA00.N* A25 FB2LA18*.N G31 FB1LA01.N* M28 FB1LA19.N* D24 FB2LA01.P* A25 FB2LA19.P G32 FB1LA01.P* L29 FB1LA19.N* D25 FB2LA02.N* C27 FB2LA20*.N G33 FB1LA02.N* C33 FB1LA20.N* R27 FB2LA02.N* C28 FB2LA20*.P F31 FB1LA03.P D30 FB1LA21.N* E23 FB2LA03.N* B25 FB2LA21*.N N33 FB1LA04.P* D31 FB1LA21.N* E23 FB2LA04.N* E26 FB2LA2*.N K33 FB1LA04.N* E31 FB1LA22.N* G23 FB2LA04.N* E26 FB2LA2*.N K33 FB1LA05.N* H27 FB1LA22.N* H23 FB2LA04.N* E26 FB2LA2*.N C29 FB1LA06.N T28 FB1LA24.N* G25 FB2LA04.N* T26 FB2LA24*.P K33 FB1LA06.N <td>J27</td> <td>FB1_CLK1_N</td> <td>K28</td> <td>FB1_LA17_N*</td> <td>H30</td> <td>FB2_CLK1_N*</td> <td>U25</td> <td>FB2_LA17*_N</td>	J27	FB1_CLK1_N	K28	FB1_LA17_N*	H30	FB2_CLK1_N*	U25	FB2_LA17*_N		
F33 FB1 LA00_P* A31 FB1_LA18_P* F28 FB2_LA00_P* A25 FB2_LA18*_P G31 FB1_LA01_N* M28 FB1_LA19_N* D24 FB2_LA01_N* B27 FB2_LA19_N G32 FB1_LA01_P* L29 FB1_LA19_P* D25 FB2_LA01_N* C27 FB2_LA19_P F30 FB1_LA02_N* C32 FB1_LA20_P* P27 FB2_LA01_P* C28 FB2_LA20*_P M33 FB1_LA03_N D30 FB1_LA21_N* E23 FB2_LA03_N* B25 FB2_LA21*_N N33 FB1_LA04_N* E31 FB1_LA21_P* E24 FB2_LA03_N* B25 FB2_LA22*_N K33 FB1_LA04_N* E31 FB1_LA22_N* G23 FB2_LA04_N* E26 FB2_LA22*_N C29 FB1_LA05_N* H27 FB1_LA23_N* H23 FB2_LA06_N* E26 FB2_LA24*_N B33 FB1_LA06_N T28 FB1_LA23_N* H23 FB2_LA06_N* E26 FB2_LA24*_N C39 FB1_LA06_N T28 FB1_LA24_N* G25 FB2_LA06_N* E26 FB2_LA24*_N K	K27	FB1_CLK1_P	J29	FB1_LA17_P*	G30	FB2_CLK1_P*	U26	FB2_LA17*_P		
G31 FB1_LA01 N* M28 FB1_LA19 N* D24 FB2_LA01 N* B27 FB2_LA19_N G32 FB1_LA01,P* L29 FB1_LA19,P* D25 FB2_LA01,P* C27 FB2_LA19,P F30 FB1_LA02,N* C32 FB1_LA20,N* R27 FB2_LA02,P* B28 FB2_LA20*,N F31 FB1_LA03,N D30 FB1_LA21,N* E23 FB2_LA03,N* B25 FB2_LA21,N N33 FB1_LA04,N* E31 FB1_LA21,P* E24 FB2_LA04,N* F26 FB2_LA21,N K33 FB1_LA04,N* E31 FB1_LA22,N* G23 FB2_LA04,N* F26 FB2_LA22*,N K33 FB1_LA05,N* D32 FB1_LA22,P* F33 FB2_LA04,N* F26 FB2_LA22*,N K33 FB1_LA05,N* D32 FB1_LA22,N* G23 FB2_LA05,N* D26 FB2_LA23*,N C29 FB1_LA05,N* D32 FB1_LA24,N* G26 FB2_LA05,N* D26 FB2_LA24*,N B33 FB1_LA06,N T28 FB1_LA24,N* G26 FB2_LA06,N* T26 FB2_LA24*,P	G33	FB1_LA00_N*	A30	FB1_LA18_N*	G28	FB2_LA00_N*	A24	FB2_LA18*_N		
G32 FB1_LA01 P* L29 FB1_LA19 P* D25 FB2_LA01 P* C27 FB2_LA19_P F30 FB1_LA02.N* C32 FB1_LA20 N* R27 FB2_LA02.N* C28 FB2_LA20*N F31 FB1_LA02.P* C33 FB1_LA21.N* E23 FB2_LA03.N* B25 FB2_LA21*N M33 FB1_LA03.P D30 FB1_LA21.P* E24 FB2_LA03.N* B25 FB2_LA21*N M33 FB1_LA04.N* E31 FB1_LA21.P* E24 FB2_LA04.N* F25 FB2_LA22*N K33 FB1_LA04.P* D32 FB1_LA22.P* F23 FB2_LA04.N* F26 FB2_LA22*N C39 FB1_LA05.P* G27 FB1_LA23.P* H24 FB2_LA05.N* D26 FB2_LA23*N A33 FB1_LA06.N T28 FB1_LA24.N* G25 FB2_LA06.N* T26 FB2_LA24*N G32 FB1_LA07.N* U30 FB1_LA25.N* K23 FB2_LA06.N* T26 FB2_LA24*N G32 FB1_LA07.N* U30 FB1_LA26.N F24 FB2_LA08.N* P25 FB2_LA26*N <t< td=""><td>F33</td><td>FB1_LA00_P*</td><td>A31</td><td>FB1_LA18_P*</td><td>F28</td><td>$FB2_LA00_P^*$</td><td>A25</td><td>FB2_LA18*_P</td></t<>	F33	FB1_LA00_P*	A31	FB1_LA18_P*	F28	$FB2_LA00_P^*$	A25	FB2_LA18*_P		
F30 FB1_LA02_N* C32 FB1_LA20_N* R27 FB2_LA02_N* C28 FB2_LA20*N F31 FB1_LA02_P* C33 FB1_LA20_P* P27 FB2_LA02_P* B28 FB2_LA20*P M33 FB1_LA03_N D30 FB1_LA21_N* E23 FB2_LA03_N* B25 FB2_LA21_N N33 FB1_LA04_N* E31 FB1_LA21_P* E24 FB2_LA04_N* F26 FB2_LA22*N K33 FB1_LA04_N* E31 FB1_LA22_N* G23 FB2_LA04_N* E26 FB2_LA22*N K33 FB1_LA05_N* H27 FB1_LA23_N* H23 FB2_LA05_N* D26 FB2_LA23*N C29 FB1_LA05_D* G27 FB1_LA23_N* H24 FB2_LA06_N* T26 FB2_LA23*N R33 FB1_LA06_N T28 FB1_LA24_N* G25 FB2_LA06_N* T26 FB2_LA24*N B33 FB1_LA06_N T30 FB1_LA25_N* K23 FB2_LA06_N* T26 FB2_LA24*N J32 FB1_LA07_N* U30 FB1_LA25_N* K24 FB2_LA06_N* P25 FB2_LA26*N <t< td=""><td>G31</td><td>FB1_LA01_N*</td><td>M28</td><td>FB1_LA19_N*</td><td>D24</td><td>FB2_LA01_N*</td><td>B27</td><td>FB2_LA19_N</td></t<>	G31	FB1_LA01_N*	M28	FB1_LA19_N*	D24	FB2_LA01_N*	B27	FB2_LA19_N		
F31 FB1_LA02_P* C33 FB1_LA20_P* P27 FB2_LA02_P* B28 FB2_LA20*P M33 FB1_LA03_N D30 FB1_LA21_N* E23 FB2_LA03_N* B25 FB2_LA21_N N33 FB1_LA04_N* E31 FB1_LA21_P* E24 FB2_LA04_N* F25 FB2_LA21_P L33 FB1_LA04_N* E31 FB1_LA22_N* G23 FB2_LA04_N* F26 FB2_LA22*N K33 FB1_LA04_P* D32 FB1_LA22_N* G23 FB2_LA04_N* F26 FB2_LA22*N C39 FB1_LA05_N* H27 FB1_LA23_N* H23 FB2_LA05_N* D26 FB2_LA23*N C29 FB1_LA05_N* H27 FB1_LA24_N* G26 FB2_LA06_N* T26 FB2_LA24*N A33 FB1_LA07_N* U30 FB1_LA25_N* K23 FB2_LA06_N* T26 FB2_LA25*N K32 FB1_LA07_N* U30 FB1_LA26_N F24 FB2_LA06_N* C23 FB2_LA26*N J32 FB1_LA08_N* B30 FB1_LA26_N F25 FB2_LA08_N* P25 FB2_LA26*N <t< td=""><td>G32</td><td>FB1_LA01_P*</td><td>L29</td><td>FB1_LA19_P*</td><td>D25</td><td>FB2_LA01_P*</td><td>C27</td><td>FB2_LA19_P</td></t<>	G32	FB1_LA01_P*	L29	FB1_LA19_P*	D25	FB2_LA01_P*	C27	FB2_LA19_P		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	F30	FB1_LA02_N*	C32	FB1_LA20_N*	R27	FB2_LA02_N*	C28	FB2_LA20*_N		
N33 FB1LA03.P D31 FB1LA21.P* E24 FB2LA03.P* C25 FB2LA21.P L33 FB1LA04.N* E31 FB1LA22.N* G23 FB2LA04.N* F26 FB2LA22*.N K33 FB1LA04.P* D32 FB1LA22.P* F23 FB2LA04.P* E26 FB2LA22*.P D29 FB1LA05.N* H27 FB1LA23.N* H23 FB2LA05.N* D26 FB2LA23*.N C29 FB1LA05.P* G27 FB1LA23.P* H24 FB2LA05.P* D27 FB2LA23*.N B33 FB1LA06.N T28 FB1LA24.N* G25 FB2LA06.N* T26 FB2LA2*.P K32 FB1LA07.N* U30 FB1LA25.N* K23 FB2LA07.N* C23 FB2LA2*.P K32 FB1LA07.N* U30 FB1LA25.N* K24 FB2LA07.N* C24 FB2LA2*.P K32 FB1LA07.P* T30 FB1LA26.N F24 FB2LA08.N* P25 FB2LA26*.P R27 FB1LA08.P* C30 FB1LA26.N F24 FB2LA08.N* P25 FB2LA26*.P R33 FB1LA0.N*	F31	FB1_LA02_P*	C33	FB1_LA20_P*	P27	FB2_LA02_P*	B28	FB2_LA20*_P		
L33 FB1_LA04_N* E31 FB1_LA22_N* G23 FB2_LA04_N* F26 FB2_LA22*N K33 FB1_LA04_P* D32 FB1_LA22_P* F23 FB2_LA04_P* E26 FB2_LA22*P D29 FB1_LA05_N* H27 FB1_LA23_N* H23 FB2_LA05_N* D26 FB2_LA23*N C29 FB1_LA05_P* G27 FB1_LA23_P* H24 FB2_LA05_N* D27 FB2_LA23*P A33 FB1_LA06_N T28 FB1_LA24_N* G25 FB2_LA06_N* T26 FB2_LA24*N B33 FB1_LA06_P T29 FB1_LA24_P* G26 FB2_LA06_P* R26 FB2_LA25*N K32 FB1_LA07_N* U30 FB1_LA25_N* K23 FB2_LA07_N* C23 FB2_LA25*N J32 FB1_LA08_P* T30 FB1_LA26_N F24 FB2_LA07_N* C24 FB2_LA26*N E28 FB1_LA08_P* C30 FB1_LA27_N* U27 FB2_LA08_P* P26 FB2_LA27_N T33 FB1_LA10_N* P32 FB1_LA28_N A26 FB2_LA10_N R28 FB2_LA28*N	M33	FB1_LA03_N	D30	FB1_LA21_N*	E23	FB2_LA03_N*	B25	FB2_LA21_N		
K33 FB1_LA04_P* D32 FB1_LA22_P* F23 FB2_LA04_P* E26 FB2_LA22* P D29 FB1_LA05_N* H27 FB1_LA23_N* H23 FB2_LA05_N* D26 FB2_LA23* N C29 FB1_LA05_P* G27 FB1_LA23_P* H24 FB2_LA05_P* D27 FB2_LA23* P A33 FB1_LA06_N T28 FB1_LA24_N* G25 FB2_LA06_N* T26 FB2_LA24* N B33 FB1_LA06_P T29 FB1_LA24_P* G26 FB2_LA06_P* R26 FB2_LA24* P K32 FB1_LA07_N* U30 FB1_LA25_N* K23 FB2_LA07_N* C23 FB2_LA25* N J32 FB1_LA08_N* B30 FB1_LA25_P* K24 FB2_LA07_N* C24 FB2_LA26* N E28 FB1_LA08_N* B30 FB1_LA26_P F25 FB2_LA09_N* A23 FB2_LA27_N J33 FB1_LA09_N A28 FB1_LA27_N* U27 FB2_LA09_N* A23 FB2_LA27_N J33 FB1_LA10_N* P32 FB1_LA28_N A26 FB2_LA10_N R28 FB2_LA28* P	N33	FB1_LA03_P	D31	FB1_LA21_P*	E24	FB2_LA03_P*	C25	FB2_LA21_P		
D29 FB1_LA05_N* H27 FB1_LA23_N* H23 FB2_LA05_N* D26 FB2_LA23*N C29 FB1_LA05_P* G27 FB1_LA23_P* H24 FB2_LA05_P* D27 FB2_LA23*P A33 FB1_LA06_N T28 FB1_LA24_N* G25 FB2_LA06_N* T26 FB2_LA24*N B33 FB1_LA06_P T29 FB1_LA24_P* G26 FB2_LA06_P* R26 FB2_LA24*P K32 FB1_LA07_N* U30 FB1_LA25_N* K23 FB2_LA07_N* C23 FB2_LA25*N J32 FB1_LA08_N* B30 FB1_LA25_P* K24 FB2_LA07_N* C24 FB2_LA26*N E28 FB1_LA08_N* B30 FB1_LA26_P F25 FB2_LA09_N* A23 FB2_LA26*P R33 FB1_LA09_N A28 FB1_LA27_N* U27 FB2_LA09_N* A23 FB2_LA27_N T33 FB1_LA10_N* P32 FB1_LA28_N A26 FB2_LA10_N R28 FB2_LA28*P J31 FB1_LA10_N* P32 FB1_LA28_N A26 FB2_LA10_N R28 FB2_LA28*P M31	L33	FB1_LA04_N*	E31	FB1_LA22_N*	G23	FB2_LA04_N*	F26			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	K33	FB1_LA04_P*	D32	FB1_LA22_P*	F23	FB2_LA04_P*	E26			
A33 FB1LA06_N T28 FB1LA24_N* G25 FB2_LA06_N* T26 FB2_LA24*N B33 FB1LA06_P T29 FB1LA24_P* G26 FB2_LA06_P* R26 FB2_LA24*P K32 FB1LA07_N* U30 FB1LA25_N* K23 FB2_LA07_N* C23 FB2_LA25*.N J32 FB1LA07_P* T30 FB1LA25_P* K24 FB2_LA07_N* C24 FB2_LA25*.P E27 FB1LA08_N* B30 FB1LA26_N F24 FB2_LA08_N* P25 FB2_LA26*.N E28 FB1LA08_P* C30 FB1LA26_P F25 FB2_LA09_N* A23 FB2_LA27.N T33 FB1LA09_N A28 FB1LA27_P* U28 FB2_LA09_N* A23 FB2_LA27.N J30 FB1LA10_N* P32 FB1LA28_N A26 FB2_LA10_N R28 FB2_LA28*.N J31 FB1_LA10_P* R32 FB1_LA28_N A26 FB2_LA10_N R28 FB2_LA28*.N J31 FB1_LA10_P* R32 FB1_LA29_N* J25 FB2_LA10_N R28 FB2_LA29*.N M31		FB1_LA05_N*	H27	FB1_LA23_N*	H23	FB2_LA05_N*	D26	FB2_LA23*_N		
B33 FB1_LA06_P T29 FB1_LA24_P* G26 FB2_LA06_P* R26 FB2_LA24*_P K32 FB1_LA07_N* U30 FB1_LA25_N* K23 FB2_LA07_N* C23 FB2_LA25*_N J32 FB1_LA07_P* T30 FB1_LA25_P* K24 FB2_LA07_P* C24 FB2_LA25*_P E27 FB1_LA08_N* B30 FB1_LA26_P F25 FB2_LA08_N* P25 FB2_LA26*_P R33 FB1_LA08_P* C30 FB1_LA26_P F25 FB2_LA08_P* P26 FB2_LA26*_P R33 FB1_LA09_N A28 FB1_LA27_N* U27 FB2_LA09_N* A23 FB2_LA27_N J30 FB1_LA10_N* P32 FB1_LA27_P* U28 FB2_LA09_P* B23 FB2_LA28*_N J31 FB1_LA10_P* R32 FB1_LA28_N A26 FB2_LA10_N R28 FB2_LA28*_N M31 FB1_LA10_P* R32 FB1_LA29_N* J25 FB2_LA10_N R28 FB2_LA29*_N M32 FB1_LA11_N* U33 FB1_LA29_N* J26 FB2_LA12_N* L24 FB2_LA30*_N	C29	FB1_LA05_P*	G27	FB1_LA23_P*	H24	FB2_LA05_P*	D27	FB2_LA23*_P		
K32 FB1_LA07_N* U30 FB1_LA25_N* K23 FB2_LA07_N* C23 FB2_LA25*.N J32 FB1_LA07_P* T30 FB1_LA25_P* K24 FB2_LA07_P* C24 FB2_LA25*.P E27 FB1_LA08_N* B30 FB1_LA26_N F24 FB2_LA08_N* P25 FB2_LA26*.N E28 FB1_LA08_P* C30 FB1_LA26_P F25 FB2_LA08_P* P26 FB2_LA26*.P R33 FB1_LA09_N A28 FB1_LA27_P* U27 FB2_LA09_N* A23 FB2_LA27.N T33 FB1_LA09_P A29 FB1_LA27_P* U28 FB2_LA09_P* B23 FB2_LA27.N J30 FB1_LA10_N* P32 FB1_LA28_N A26 FB2_LA10_N R28 FB2_LA28*.N J31 FB1_LA10_P* R32 FB1_LA28_N A26 FB2_LA10_N R28 FB2_LA28*.N M31 FB1_LA11_N* U32 FB1_LA29_N* J25 FB2_LA11_N* N28 FB2_LA29*.N M32 FB1_LA11_N* U33 FB1_LA29_P* J26 FB2_LA11_N* N29 FB2_LA29*.N	A33	FB1_LA06_N		FB1_LA24_N*	G25	FB2_LA06_N*	T26	FB2_LA24*_N		
J32FB1_LA07_P*T30FB1_LA25_P*K24FB2_LA07_P*C24FB2_LA25*_PE27FB1_LA08_N*B30FB1_LA26_NF24FB2_LA08_N*P25FB2_LA26*_NE28FB1_LA08_P*C30FB1_LA26_PF25FB2_LA08_P*P26FB2_LA26*_PR33FB1_LA09_NA28FB1_LA27_N*U27FB2_LA09_N*A23FB2_LA27_NT33FB1_LA09_PA29FB1_LA27_P*U28FB2_LA09_P*B23FB2_LA27_PJ30FB1_LA10_N*P32FB1_LA28_NA26FB2_LA10_NR28FB2_LA28*_NJ31FB1_LA10_P*R32FB1_LA29_N*J25FB2_LA10_PR29FB2_LA29*_NM31FB1_LA11_N*U32FB1_LA29_N*J26FB2_LA11_N*N28FB2_LA29*_NM32FB1_LA12_NT31FB1_LA30_N*M23FB2_LA12_N*L24FB2_LA30*_NF29FB1_LA12_NT31FB1_LA30_P*L23FB2_LA12_P*L25FB2_LA31*_NK31FB1_LA13_N*P31FB1_LA31_N*J24FB2_LA13_N*L26FB2_LA31*_NK31FB1_LA14_N*L28FB1_LA32_N*N23FB2_LA14_N*U23FB2_LA32*_NB32FB1_LA14_N*L28FB1_LA32_N*N23FB2_LA14_N*U23FB2_LA32*_NB31FB1_LA14_N*L28FB1_LA32_N*N23FB2_LA14_N*U23FB2_LA32*_NB32FB1_LA14_N*L28FB1_LA32_N*N23FB2_LA14_N*U23FB2_LA32*_N <td></td> <td>FB1_LA06_P</td> <td>T29</td> <td>FB1_LA24_P*</td> <td>G26</td> <td>FB2_LA06_P*</td> <td></td> <td>FB2_LA24*_P</td>		FB1_LA06_P	T29	FB1_LA24_P*	G26	FB2_LA06_P*		FB2_LA24*_P		
E27FB1_LA08_N*B30FB1_LA26_NF24FB2_LA08_N*P25FB2_LA26*_NE28FB1_LA08_P*C30FB1_LA26_PF25FB2_LA08_P*P26FB2_LA26*_PR33FB1_LA09_NA28FB1_LA27_N*U27FB2_LA09_N*A23FB2_LA27_NT33FB1_LA09_PA29FB1_LA27_P*U28FB2_LA09_P*B23FB2_LA27_PJ30FB1_LA10_N*P32FB1_LA28_NA26FB2_LA10_NR28FB2_LA28*_NJ31FB1_LA10_P*R32FB1_LA28_PB26FB2_LA10_PR29FB2_LA28*_PM31FB1_LA11_N*U32FB1_LA29_N*J25FB2_LA11_P*N28FB2_LA29*_NM32FB1_LA11_P*U33FB1_LA29_P*J26FB2_LA11_P*N29FB2_LA29*_PE29FB1_LA12_NT31FB1_LA30_N*M23FB2_LA12_N*L24FB2_LA30*_NF29FB1_LA12_PR31FB1_LA31_N*J24FB2_LA13_N*L26FB2_LA31*_NK31FB1_LA13_N*P31FB1_LA31_N*J24FB2_LA13_N*L26FB2_LA31*_NK31FB1_LA14_N*L28FB1_LA31_N*N23FB2_LA14_N*U23FB2_LA32*_NB32FB1_LA14_N*L28FB1_LA32_N*N23FB2_LA14_N*U23FB2_LA32*_NB32FB1_LA14_N*L28FB1_LA32_N*N24FB2_LA14_N*U23FB2_LA32*_NB32FB1_LA14_P*K29FB1_LA33_N*R23FB2_LA14_P*T23FB2_LA32*_N	K32	FB1_LA07_N*	U30	FB1_LA25_N*	K23	FB2_LA07_N*	C23	FB2_LA25*_N		
E28FB1_LA08_P*C30FB1_LA26_PF25FB2_LA08_P*P26FB2_LA26*_PR33FB1_LA09_NA28FB1_LA27_N*U27FB2_LA09_N*A23FB2_LA27_NT33FB1_LA09_PA29FB1_LA27_P*U28FB2_LA09_P*B23FB2_LA27_PJ30FB1_LA10_N*P32FB1_LA28_NA26FB2_LA10_NR28FB2_LA28*_NJ31FB1_LA10_P*R32FB1_LA28_PB26FB2_LA10_PR29FB2_LA28*_PM31FB1_LA11_N*U32FB1_LA29_N*J25FB2_LA11_N*N28FB2_LA29*_NM32FB1_LA11_P*U33FB1_LA29_P*J26FB2_LA11_P*N29FB2_LA29*_PE29FB1_LA12_NT31FB1_LA30_N*M23FB2_LA12_N*L24FB2_LA30*_NF29FB1_LA12_PR31FB1_LA30_P*L23FB2_LA12_P*L25FB2_LA30*_PL31FB1_LA13_N*P31FB1_LA31_N*J24FB2_LA13_N*L26FB2_LA31*_NK31FB1_LA13_P*N32FB1_LA32_N*N23FB2_LA14_N*U23FB2_LA32*_NB31FB1_LA14_N*L28FB1_LA32_N*N23FB2_LA14_N*U23FB2_LA32*_NB32FB1_LA14_P*K29FB1_LA32_N*N24FB2_LA14_N*U23FB2_LA32*_NB32FB1_LA14_P*K29FB1_LA33_N*R23FB2_LA14_P*T23FB2_LA32*_NN30FB1_LA15_N*P29FB1_LA33_N*R23FB2_LA15_N*N25FB2_LA33*_N <td></td> <td>FB1_LA07_P*</td> <td>T30</td> <td>FB1_LA25_P*</td> <td>K24</td> <td>FB2_LA07_P*</td> <td>C24</td> <td>FB2_LA25*_P</td>		FB1_LA07_P*	T30	FB1_LA25_P*	K24	FB2_LA07_P*	C24	FB2_LA25*_P		
R33FB1_LA09_NA28FB1_LA27_N*U27FB2_LA09_N*A23FB2_LA27_NT33FB1_LA09_PA29FB1_LA27_P*U28FB2_LA09_P*B23FB2_LA27_PJ30FB1_LA10_N*P32FB1_LA28_NA26FB2_LA10_NR28FB2_LA28*_NJ31FB1_LA10_P*R32FB1_LA28_PB26FB2_LA10_PR29FB2_LA28*_PM31FB1_LA11_N*U32FB1_LA29_N*J25FB2_LA11_N*N28FB2_LA29*_NM32FB1_LA11_P*U33FB1_LA29_P*J26FB2_LA11_P*N29FB2_LA29*_PE29FB1_LA12_NT31FB1_LA30_N*M23FB2_LA12_N*L24FB2_LA30*_NF29FB1_LA12_PR31FB1_LA30_P*L23FB2_LA12_P*L25FB2_LA30*_PL31FB1_LA13_N*P31FB1_LA31_N*J24FB2_LA13_N*L26FB2_LA31*_NK31FB1_LA14_P*N32FB1_LA31_P*H25FB2_LA13_P*K26FB2_LA31*_NB31FB1_LA14_N*L28FB1_LA32_N*N23FB2_LA14_N*U23FB2_LA32*_NB32FB1_LA14_P*K29FB1_LA32_P*N24FB2_LA14_P*T23FB2_LA32*_NB32FB1_LA15_N*P29FB1_LA33_N*R23FB2_LA14_P*T23FB2_LA32*_NB30FB1_LA15_N*P29FB1_LA33_P*N24FB2_LA15_N*N25FB2_LA33*_NM30FB1_LA15_P*P30FB1_LA33_P*R24FB2_LA15_P*M25FB2_LA33*_P <td>E27</td> <td>FB1_LA08_N*</td> <td>B30</td> <td>FB1_LA26_N</td> <td>F24</td> <td>FB2_LA08_N*</td> <td>P25</td> <td>FB2_LA26*_N</td>	E27	FB1_LA08_N*	B30	FB1_LA26_N	F24	FB2_LA08_N*	P25	FB2_LA26*_N		
T33FB1_LA09_PA29FB1_LA27_P*U28FB2_LA09_P*B23FB2_LA27_PJ30FB1_LA10_N*P32FB1_LA28_NA26FB2_LA10_NR28FB2_LA28*_NJ31FB1_LA10_P*R32FB1_LA28_PB26FB2_LA10_PR29FB2_LA28*_PM31FB1_LA11_N*U32FB1_LA29_N*J25FB2_LA11_N*N28FB2_LA29*_NM32FB1_LA11_P*U33FB1_LA29_P*J26FB2_LA11_P*N29FB2_LA29*_PE29FB1_LA12_NT31FB1_LA30_N*M23FB2_LA12_N*L24FB2_LA30*_NF29FB1_LA12_PR31FB1_LA30_P*L23FB2_LA13_N*L26FB2_LA31*_NK31FB1_LA13_N*P31FB1_LA31_N*J24FB2_LA13_N*L26FB2_LA31*_NK31FB1_LA13_P*N32FB1_LA31_P*H25FB2_LA13_N*L26FB2_LA31*_NK31FB1_LA14_N*L28FB1_LA32_N*N23FB2_LA14_P*K26FB2_LA32*_NB32FB1_LA14_P*K29FB1_LA32_P*N24FB2_LA14_P*T23FB2_LA32*_NN30FB1_LA15_N*P29FB1_LA33_N*R23FB2_LA15_N*N25FB2_LA33*_NM30FB1_LA15_P*P30FB1_LA33_P*R24FB2_LA15_P*M25FB2_LA33*_P	E28	FB1_LA08_P*	C30		F25	FB2_LA08_P*	P26	FB2_LA26*_P		
J30FB1_LA10_N*P32FB1_LA28_NA26FB2_LA10_NR28FB2_LA28*_NJ31FB1_LA10_P*R32FB1_LA28_PB26FB2_LA10_PR29FB2_LA28*_PM31FB1_LA11_N*U32FB1_LA29_N*J25FB2_LA11_N*N28FB2_LA29*_NM32FB1_LA11_P*U33FB1_LA29_P*J26FB2_LA11_P*N29FB2_LA29*_PE29FB1_LA12_NT31FB1_LA30_N*M23FB2_LA12_N*L24FB2_LA30*_NF29FB1_LA12_PR31FB1_LA30_P*L23FB2_LA12_P*L25FB2_LA30*_PL31FB1_LA13_N*P31FB1_LA31_N*J24FB2_LA13_N*L26FB2_LA31*_NK31FB1_LA13_P*N32FB1_LA31_P*H25FB2_LA13_P*K26FB2_LA32*_NB31FB1_LA14_N*L28FB1_LA32_N*N23FB2_LA14_N*U23FB2_LA32*_NB32FB1_LA14_P*K29FB1_LA32_P*N24FB2_LA14_P*T23FB2_LA32*_PN30FB1_LA15_N*P29FB1_LA33_P*R23FB2_LA15_N*N25FB2_LA33*_NM30FB1_LA15_P*P30FB1_LA33_P*R24FB2_LA15_P*M25FB2_LA33*_P		FB1_LA09_N	A28			FB2_LA09_N*		FB2_LA27_N		
J31FB1_LA10_P*R32FB1_LA28_PB26FB2_LA10_PR29FB2_LA28*_PM31FB1_LA11_N*U32FB1_LA29_N*J25FB2_LA11_N*N28FB2_LA29*_NM32FB1_LA11_P*U33FB1_LA29_P*J26FB2_LA11_P*N29FB2_LA29*_PE29FB1_LA12_NT31FB1_LA30_N*M23FB2_LA12_N*L24FB2_LA30*_NF29FB1_LA12_PR31FB1_LA30_P*L23FB2_LA12_P*L25FB2_LA30*_PL31FB1_LA13_N*P31FB1_LA31_N*J24FB2_LA13_N*L26FB2_LA31*_NK31FB1_LA13_P*N32FB1_LA31_P*H25FB2_LA13_P*K26FB2_LA31*_PB31FB1_LA14_N*L28FB1_LA32_N*N23FB2_LA14_N*U23FB2_LA32*_NB32FB1_LA14_P*K29FB1_LA32_P*N24FB2_LA14_P*T23FB2_LA32*_PN30FB1_LA15_N*P29FB1_LA33_P*R23FB2_LA15_N*N25FB2_LA33*_NM30FB1_LA15_P*P30FB1_LA33_P*R24FB2_LA15_P*M25FB2_LA33*_P	T33	FB1_LA09_P	A29	FB1_LA27_P*	U28	FB2_LA09_P*	B23	FB2_LA27_P		
M31 FB1_LA11_N* U32 FB1_LA29_N* J25 FB2_LA11_N* N28 FB2_LA29*_N M32 FB1_LA11_P* U33 FB1_LA29_P* J26 FB2_LA11_P* N29 FB2_LA29*_P E29 FB1_LA12_N T31 FB1_LA30_N* M23 FB2_LA12_N* L24 FB2_LA30*_N F29 FB1_LA12_P R31 FB1_LA30_P* L23 FB2_LA12_P* L25 FB2_LA30*_N L31 FB1_LA13_N* P31 FB1_LA31_N* J24 FB2_LA13_N* L26 FB2_LA31*_N K31 FB1_LA13_P* N32 FB1_LA31_P* H25 FB2_LA13_P* K26 FB2_LA31*_N K31 FB1_LA14_N* L28 FB1_LA32_N* N23 FB2_LA14_N* U23 FB2_LA32*_N B31 FB1_LA14_N* L28 FB1_LA32_N* N23 FB2_LA14_N* U23 FB2_LA32*_N B32 FB1_LA14_P* K29 FB1_LA32_P* N24 FB2_LA14_N* U23 FB2_LA32*_N N30 FB1_LA15_N* P29 FB1_LA33_N* R23 FB2_LA15_N* N25 FB2_LA33*_N <t< td=""><td>J30</td><td>FB1_LA10_N*</td><td>P32</td><td>FB1_LA28_N</td><td>A26</td><td>FB2_LA10_N</td><td>R28</td><td>FB2_LA28*_N</td></t<>	J30	FB1_LA10_N*	P32	FB1_LA28_N	A26	FB2_LA10_N	R28	FB2_LA28*_N		
M32FB1LA11_P*U33FB1LA29_P*J26FB2_LA11_P*N29FB2_LA29*_PE29FB1_LA12_NT31FB1_LA30_N*M23FB2_LA12_N*L24FB2_LA30*_NF29FB1_LA12_PR31FB1_LA30_P*L23FB2_LA12_P*L25FB2_LA30*_PL31FB1_LA13_N*P31FB1_LA31_N*J24FB2_LA13_N*L26FB2_LA31*_NK31FB1_LA13_P*N32FB1_LA31_P*H25FB2_LA13_P*K26FB2_LA31*_PB31FB1_LA14_N*L28FB1_LA32_N*N23FB2_LA14_N*U23FB2_LA32*_NB32FB1_LA14_P*K29FB1_LA32_P*N24FB2_LA14_P*T23FB2_LA32*_PN30FB1_LA15_N*P29FB1_LA33_P*R23FB2_LA15_N*N25FB2_LA33*_NM30FB1_LA15_P*P30FB1_LA33_P*R24FB2_LA15_P*M25FB2_LA33*_P	J31							FB2_LA28*_P		
E29FB1_LA12_NT31FB1_LA30_N*M23FB2_LA12_N*L24FB2_LA30*_NF29FB1_LA12_PR31FB1_LA30_P*L23FB2_LA12_P*L25FB2_LA30*_PL31FB1_LA13_N*P31FB1_LA31_N*J24FB2_LA13_N*L26FB2_LA31*_NK31FB1_LA13_P*N32FB1_LA31_P*H25FB2_LA13_P*K26FB2_LA31*_PB31FB1_LA14_N*L28FB1_LA32_N*N23FB2_LA14_N*U23FB2_LA32*_NB32FB1_LA14_P*K29FB1_LA32_P*N24FB2_LA14_P*T23FB2_LA32*_PN30FB1_LA15_N*P29FB1_LA33_P*R23FB2_LA15_N*N25FB2_LA33*_NM30FB1_LA15_P*P30FB1_LA33_P*R24FB2_LA15_P*M25FB2_LA33*_P	M31		U32		J25		N28	FB2_LA29*_N		
F29FB1_LA12_PR31FB1_LA30_P*L23FB2_LA12_P*L25FB2_LA30*_PL31FB1_LA13_N*P31FB1_LA31_N*J24FB2_LA13_N*L26FB2_LA31*_NK31FB1_LA13_P*N32FB1_LA31_P*H25FB2_LA13_P*K26FB2_LA31*_PB31FB1_LA14_N*L28FB1_LA32_N*N23FB2_LA14_N*U23FB2_LA32*_NB32FB1_LA14_P*K29FB1_LA32_P*N24FB2_LA14_P*T23FB2_LA32*_PN30FB1_LA15_N*P29FB1_LA33_P*R23FB2_LA15_N*N25FB2_LA33*_NM30FB1_LA15_P*P30FB1_LA33_P*R24FB2_LA15_P*M25FB2_LA33*_P	1	FB1_LA11_P*			J26					
L31 FB1_LA13_N* P31 FB1_LA31_N* J24 FB2_LA13_N* L26 FB2_LA31*_N K31 FB1_LA13_P* N32 FB1_LA31_P* H25 FB2_LA13_P* K26 FB2_LA31*_P B31 FB1_LA14_N* L28 FB1_LA32_N* N23 FB2_LA14_N* U23 FB2_LA32*_N B32 FB1_LA14_P* K29 FB1_LA32_P* N24 FB2_LA14_P* T23 FB2_LA32*_P N30 FB1_LA15_N* P29 FB1_LA33_N* R23 FB2_LA15_N* N25 FB2_LA33*_N M30 FB1_LA15_P* P30 FB1_LA33_P* R24 FB2_LA15_P* M25 FB2_LA33*_P	1	FB1_LA12_N								
K31 FB1_LA13_P* N32 FB1_LA31_P* H25 FB2_LA13_P* K26 FB2_LA31*_P B31 FB1_LA14_N* L28 FB1_LA32_N* N23 FB2_LA14_N* U23 FB2_LA32*_N B32 FB1_LA14_P* K29 FB1_LA32_P* N24 FB2_LA14_P* T23 FB2_LA32*_P N30 FB1_LA15_N* P29 FB1_LA33_N* R23 FB2_LA15_N* N25 FB2_LA33*_N M30 FB1_LA15_P* P30 FB1_LA33_P* R24 FB2_LA15_P* M25 FB2_LA33*_P	F29	FB1_LA12_P	R31	FB1_LA30_P*	L23	FB2_LA12_P*	L25	FB2_LA30*_P		
B31 FB1_LA14_N* L28 FB1_LA32_N* N23 FB2_LA14_N* U23 FB2_LA32*_N B32 FB1_LA14_P* K29 FB1_LA32_P* N24 FB2_LA14_P* T23 FB2_LA32*_P N30 FB1_LA15_N* P29 FB1_LA33_N* R23 FB2_LA15_N* N25 FB2_LA33*_N M30 FB1_LA15_P* P30 FB1_LA33_P* R24 FB2_LA15_P* M25 FB2_LA33*_P	L31	FB1_LA13_N*	P31	FB1_LA31_N*	J24	FB2_LA13_N*	L26	FB2_LA31*_N		
B32 FB1_LA14_P* K29 FB1_LA32_P* N24 FB2_LA14_P* T23 FB2_LA32*_P N30 FB1_LA15_N* P29 FB1_LA33_N* R23 FB2_LA15_N* N25 FB2_LA33*_N M30 FB1_LA15_P* P30 FB1_LA33_P* R24 FB2_LA15_P* M25 FB2_LA33*_P	1						K26			
N30 FB1_LA15_N* P29 FB1_LA33_N* R23 FB2_LA15_N* N25 FB2_LA33*_N M30 FB1_LA15_P* P30 FB1_LA33_P* R24 FB2_LA15_P* M25 FB2_LA33*_P	B31	FB1_LA14_N*	L28	FB1_LA32_N*	N23	FB2_LA14_N*	U23	FB2_LA32*_N		
M30 FB1_LA15_P* P30 FB1_LA33_P* R24 FB2_LA15_P* M25 FB2_LA33*_P		FB1_LA14_P*		FB1_LA32_P*	N24	FB2_LA14_P*	T23	FB2_LA32*_P		
	N30	FB1_LA15_N*	P29	FB1_LA33_N*	R23	FB2_LA15_N*	N25	FB2_LA33*_N		
U31 FB1_PSNT_L L30 FB2_PSNT_L	M30	FB1_LA15_P*	P30	FB1_LA33_P*	R24	FB2_LA15_P*	M25	FB2_LA33*_P		
			U31	FB1_PSNT_L			L30	FB2_PSNT_L		

Table 5: Pulsar2b LVDS Signal Assignments for Mezzanines 1 and 2.

Print Name Print Name Print Name Print Name Print Name H14 FB3.CLK0.N M22 FB3.LA16.N G17 FB4.CLK0.P G12 FB4.LA16.P* J14 FB3.CLK1.P J20 FB3.LA17.P K17 FB4.CLK1.P H17 FB4.LA17.P* G22 FB3.LA00.N B16 FB3.LA18.P* B18 FB4.LA01.N* H16 FB4.LA18.P G22 FB3.LA01.* L19 FB3.LA19.P* D16 FB4.LA01.N R18 FB4.LA19.N* B22 FB3.LA02.N K10 FB3.LA2.N B17 FB4.LA01.N R18 FB4.LA20.P* C21 FB3.LA02.N K20 FB3.LA2.N B17 FB4.LA01.N R18 FB4.LA20.P* C22 FB3.LA02.N K20 FB3.LA2.N B17 FB4.LA02.N K12 FB4.LA21.P* C22 FB3.LA04.N K21 FB3.LA2.N C14 FB4.LA03.N K12 FB4.LA22.P* C20 FB3.LA04.N K21<	Din			Norma	0			
H15 FB3.CLK0.P N22 FB3.LA16.P H18 FB4.CLK0.P G12 FB4.LA16.P* J14 FB3.CLK1.P J20 FB3.LA17.N J16 FB4.CLK1.N H17 FB4.LA17.P* J15 FB3.CLK1.P J21 FB3.LA18.N* K17 FB4.CLK1.N H17 FB4.LA17.P* G22 FB3.LA00.N B16 FB3.LA18.N* C18 FB4.LA00.N* M16 FB4.LA18.N H22 FB3.LA01.N* L19 FB3.LA19.N* D16 FB4.LA01.P M17 FB4.LA19.P* B22 FB3.LA02.N M20 FB3.LA20.N* B17 FB4.LA02.N L16 FB4.LA20.P* C22 FB3.LA03.N P20 FB3.LA21.N D14 FB4.LA02.N L16 FB4.LA21.P* D21 FB3.LA03.N P21 FB3.LA22.N C15 FB4.LA03.N K12 FB4.LA21.P* D20 FB3.LA04.N K21 FB3.LA22.N C14 FB4.LA04.N M13 FB4.LA22.P* C19 FB3.LA05.N U21 FB3.	Pin	Name	Pin	Name	Pin	Name	Pin	Name
J14 FB3.CLK1.N J20 FB3.LA17.N J16 FB4.CLK1.N J17 FB4.LA17.N* J15 FB3.CKL1P J21 FB3.LA17.P K17 FB4.CLK1.P H17 FB4.LA17.P* G22 FB3.LA00.N B16 FB3.LA18.N* C18 FB4.LA00.N* M16 FB4.LA18.P G22 FB3.LA01.N* L19 FB3.LA19.N* D16 FB4.LA19.N* B17 FB4.LA01.N R18 FB4.LA19.P* E21 FB3.LA02.N M20 FB3.LA20.N* B17 FB4.LA02.N L16 FB4.LA20.P* E21 FB3.LA02.N M20 FB3.LA20.N* D17 FB4.LA02.N L16 FB4.LA20.P* E22 FB3.LA02.N M20 FB3.LA20.N* D15 FB4.LA03.N K12 FB4.LA21.N* D21 FB3.LA04.N P21 FB3.LA21.N D14 FB4.LA04.N M13 FB4.LA21.N* D20 FB3.LA04.N K21 FB3.LA22.N C14 FB4.LA04.N M13 FB4.LA22.N* D19 FB3								
J15 FB3.CLK1.P J21 FB3.LA17.P K17 FB4.CLK1.P H17 FB4.LA17.P* G22 FB3.LA00.N B16 FB3.LA18.N* C18 FB4.LA00.N* M16 FB4.LA18.N C22 FB3.LA01.N* L19 FB3.LA18.P* B18 FB4.LA00.P* M17 FB4.LA19.N* B22 FB3.LA01.N* L19 FB3.LA19.P* D17 FB4.LA01.N R18 FB4.LA19.N* B22 FB3.LA02.N M20 FB3.LA20.N* B17 FB4.LA02.N L16 FB4.LA20.N* B22 FB3.LA02.P L20 FB3.LA21.P D15 FB4.LA02.N K16 FB4.LA21.P* D21 FB3.LA02.P L20 FB3.LA21.P D15 FB4.LA03.N K12 FB4.LA21.P* D22 FB3.LA04.P L21 FB3.LA22.N C14 FB4.LA04.N M13 FB4.LA21.P* D20 FB3.LA05.P U21 FB3.LA22.P C15 FB4.LA04.N M13 FB4.LA23.P D21 FB3.LA05.P U21 FB3.LA23.N E13 FB4.LA05.N K13 FB4.LA23.P D19								
G22 FB3 LA00.N B16 FB3 LA18.N* C18 FB4 LA00.N* M16 FB4 LA18.N H22 FB3 LA00.P A16 FB3 LA18.P* B18 FB4 LA00.P* M17 FB4 LA18.P H22 FB3 LA01.P* K19 FB3 LA19.P* D16 FB4 LA01.P R17 FB4 LA19.P* B22 FB3 LA01.P* M20 FB3 LA20.N* B17 FB4 LA02.N L16 FB4 LA20.P* B22 FB3 LA03.P L20 FB3 LA21.P D15 FB4 LA02.N K16 FB4 LA21.P* D21 FB3 LA03.P P21 FB3 LA21.P D15 FB4 LA03.N K12 FB4 LA21.P* D20 FB3 LA04.N K21 FB3 LA22.P C15 FB4 LA04.P L13 FB4 LA22.P* C19 FB3 LA05.N U21 FB3 LA23.N E13 FB4 LA05.N K13 FB4 LA23.P B21 FB3 LA06.N* M18 FB3 LA24.N B15 FB4 LA06.N* N13 FB4 LA24.P A15 FB4 LA06.N* N14 FB								
H22FB3 LA00.PA16FB3 LA18.P*B18FB4 LA00.P*M17FB4 LA18.PC22FB3 LA01.N*L19FB3 LA19.N*D16FB4 LA01.NR18FB4 LA19.N*B22FB3 LA01.P*K19FB3 LA20.P*D17FB4 LA01.PR17FB4 LA19.P*E21FB3 LA02.NM20FB3 LA20.P*D17FB4 LA02.NI16FB4 LA20.P*E22FB3 LA03.NP20FB3 LA20.P*C17FB4 LA02.PK16FB4 LA20.P*D21FB3 LA04.NK21FB3 LA21.PD15FB4 LA03.PJ12FB4 LA21.P*D22FB3 LA04.NK21FB3 LA22.NC14FB4 LA04.PL13FB4 LA22.P*C19FB3 LA05.NU21FB3 LA23.NE13FB4 LA05.NK13FB4 LA23.ND19FB3 LA06.P*L18FB3 LA24.NB15FB4 LA06.N*N13FB4 LA24.NA21FB3 LA06.P*M18FB3 LA25.P*E12FB4 LA06.N*N14FB4 LA24.NA21FB3 LA06.P*M18FB3 LA25.P*E12FB4 LA06.N*N14FB4 LA25.NK22FB3 LA07.NG18FB3 LA25.P*E12FB4 LA06.P*N14FB4 LA26.N*L2FB3 LA08.NT20FB3 LA25.P*E12FB4 LA06.P*N14FB4 LA25.NK22FB3 LA07.NG18FB3 LA25.P*E12FB4 LA06.P*N14FB4 LA26.N*L2FB3 LA08.NT20FB3 LA08.NT15FB4 LA26.P*FB4 LA26.P*G20FB3		FB3_CLK1_P	J21		K17		H17	$FB4_LA17_P^*$
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		FB3_LA00_N	B16				M16	FB4_LA18_N
B22 FB3_LA01_P* K19 FB3_LA19_P* D17 FB4_LA01_P R17 FB4_LA19_P* E21 FB3_LA02_N M20 FB3_LA20_N* B17 FB4_LA02_N L16 FB4_LA20_N* E22 FB3_LA02_P L20 FB3_LA20_P* C17 FB4_LA02_N K16 FB4_LA20_P* D21 FB3_LA03_N P20 FB3_LA21_N D14 FB4_LA03_N K12 FB4_LA21_N* D22 FB3_LA04_N K21 FB3_LA22_N C14 FB4_LA04_N M13 FB4_LA22_P* C19 FB3_LA05_N U21 FB3_LA22_P C15 FB4_LA05_N K13 FB4_LA23_N D19 FB3_LA06_N* U21 FB3_LA24_N B15 FB4_LA06_N* N13 FB4_LA24_N A21 FB3_LA06_N* L18 FB3_LA25_N* E12 FB4_LA06_N* N14 FB4_LA24_N A21 FB3_LA06_P* M18 FB3_LA25_N* E12 FB4_LA06_N* N14 FB4_LA25_N K22 FB3_LA06_P K18 FB3_LA25_N* E12 FB4_LA07_N* M14 FB4_LA26_N* L2 <td></td> <td></td> <td></td> <td>FB3_LA18_P*</td> <td>B18</td> <td>FB4_LA00_P*</td> <td>M17</td> <td></td>				FB3_LA18_P*	B18	FB4_LA00_P*	M17	
E21 FB3_LA02_N M20 FB3_LA20_N* B17 FB4_LA02_N L16 FB4_LA20_N* E22 FB3_LA03_N P20 FB3_LA20_P* C17 FB4_LA03_N K12 FB4_LA21_N* D21 FB3_LA03_N P20 FB3_LA21_N D14 FB4_LA03_N K12 FB4_LA21_N* D22 FB3_LA04_N K21 FB3_LA21_N D15 FB4_LA03_N K12 FB4_LA21_N* D20 FB3_LA04_N K21 FB3_LA22_N C14 FB4_LA04_N M13 FB4_LA22_N* D20 FB3_LA05_N U21 FB3_LA22_P C15 FB4_LA05_N K13 FB4_LA23_N D19 FB3_LA06_N* L18 FB3_LA23_N E13 FB4_LA06_N* N13 FB4_LA24_N A21 FB3_LA06_N* L18 FB3_LA24_N B15 FB4_LA06_N* N14 FB4_LA25_N K22 FB3_LA06_N* M18 FB3_LA25_N* E12 FB4_LA06_N* N14 FB4_LA25_N K22 FB3_LA07_N G18 FB3_LA26_N E12 FB4_LA06_N* N14 FB4_LA26_N* K22	C22	FB3_LA01_N*	L19	FB3_LA19_N*	D16	FB4_LA01_N	R18	FB4_LA19_N*
E22 FB3_LA02_P L20 FB3_LA20_P* C17 FB4_LA02_P K16 FB4_LA20_P* D21 FB3_LA03_N P20 FB3_LA21_N D14 FB4_LA03_N K12 FB4_LA21_N* D22 FB3_LA04_N K21 FB3_LA21_P D15 FB4_LA03_P J12 FB4_LA21_P* C20 FB3_LA04_N K21 FB3_LA22_N C14 FB4_LA04_N M13 FB4_LA22_N* D20 FB3_LA04_P L21 FB3_LA22_P C15 FB4_LA04_N M13 FB4_LA22_N* C19 FB3_LA05_N U21 FB3_LA23_N E13 FB4_LA05_N K13 FB4_LA23_N D19 FB3_LA06_N* U21 FB3_LA24_N B15 FB4_LA06_N* N14 FB4_LA24_N A21 FB3_LA06_N* M18 FB3_LA25_N* E12 FB4_LA06_N* N14 FB4_LA25_N K22 FB3_LA07_N G18 FB3_LA25_N* E12 FB4_LA06_N* N14 FB4_LA26_N* K22 FB3_LA08_N T20 FB3_LA26_N C12 FB4_LA08_N R16 FB4_LA26_N* K22	B22	FB3_LA01_P*	K19	FB3_LA19_P*	D17	FB4_LA01_P	R17	FB4_LA19_P*
D21 FB3.LA03.N P20 FB3.LA21.N D14 FB4.LA03.N K12 FB4.LA21.N* D22 FB3.LA04.N K21 FB3.LA21.P D15 FB4.LA03.P J12 FB4.LA21.P* C20 FB3.LA04.N K21 FB3.LA22.N C14 FB4.LA04.N M13 FB4.LA22.N* D20 FB3.LA04.P L21 FB3.LA22.P C15 FB4.LA04.N M13 FB4.LA22.P* C19 FB3.LA05.N U21 FB3.LA22.P C15 FB4.LA05.N K13 FB4.LA22.P* C19 FB3.LA05.P U22 FB3.LA23.N E14 FB4.LA05.N K14 FB4.LA23.P D19 FB3.LA06.P* M18 FB3.LA24.N B15 FB4.LA06.N* N14 FB4.LA24.N A21 FB3.LA07.N G18 FB3.LA25.N* E12 FB4.LA07.N* L14 FB4.LA25.N K22 FB3.LA08.N T20 FB3.LA26.N C12 FB4.LA08.N R16 FB4.LA26.N* K12 FB3.LA08.N N19 FB3.LA26	E21	FB3_LA02_N	M20	FB3_LA20_N*	B17	FB4_LA02_N	L16	FB4_LA20_N*
D22FB3 LA03.PP21FB3 LA21.PD15FB4 LA03.PJ12FB4 LA21.P*C20FB3 LA04.NK21FB3 LA22.NC14FB4 LA04.NM13FB4 LA22.N*D20FB3 LA04.PL21FB3 LA22.PC15FB4 LA04.PL13FB4 LA22.P*C19FB3 LA05.NU21FB3 LA23.NE13FB4 LA05.NK13FB4 LA23.ND19FB3 LA06.N*U22FB3 LA23.PE14FB4 LA05.PK14FB4 LA23.PB21FB3 LA06.N*L18FB3 LA24.NB15FB4 LA06.N*N13FB4 LA24.NA21FB3 LA06.P*M18FB3 LA25.N*E12FB4 LA07.N*L14FB4 LA25.NA22FB3 LA07.NG18FB3 LA25.N*E12FB4 LA07.N*L14FB4 LA26.N*K22FB3 LA07.PF18FB3 LA26.P*D12FB4 LA07.N*L14FB4 LA26.N*K22FB3 LA08.PU20FB3 LA26.NC12FB4 LA08.NR16FB4 LA26.N*FB3 LA08.NT20FB3 LA27.NG16FB4 LA09.N*T15FB4 LA27.NG20FB3 LA09.NN19FB3 LA27.NG16FB4 LA09.N*T15FB4 LA28.N*G20FB3 LA10.N*R19FB3 LA28.NA13FB4 LA10.NR12FB4 LA28.N*G20FB3 LA10.NR19FB3 LA28.NA13FB4 LA10.NR12FB4 LA28.N*G20FB3 LA10.NR19FB3 LA29.N*F16FB4 LA10.NR12FB4 LA28.N*G21FB3 LA11.N	E22	FB3_LA02_P	L20	FB3_LA20_P*	C17	FB4_LA02_P	K16	FB4_LA20_P*
C20FB3_LA04_NK21FB3_LA22_NC14FB4_LA04_NM13FB4_LA22_N*D20FB3_LA04_PL21FB3_LA22_PC15FB4_LA04_PL13FB4_LA22_P*C19FB3_LA05_NU21FB3_LA23_NE13FB4_LA05_NK13FB4_LA23_ND19FB3_LA06_N*U22FB3_LA23_PE14FB4_LA05_NK13FB4_LA23_PB21FB3_LA06_N*L18FB3_LA24_NB15FB4_LA06_N*N13FB4_LA24_NA21FB3_LA06_P*M18FB3_LA24_PA15FB4_LA06_N*N14FB4_LA24_PJ22FB3_LA07_NG18FB3_LA25_N*E12FB4_LA07_N*L14FB4_LA25_NK22FB3_LA08_NC10FB3_LA26_PC12FB4_LA07_P*M15FB4_LA26_N*K22FB3_LA08_NU20FB3_LA26_NC12FB4_LA08_PP16FB4_LA26_P*G20FB3_LA09_NN19FB3_LA27_NG16FB4_LA09_N*T15FB4_LA27_NH20FB3_LA10_N*R19FB3_LA28_NA13FB4_LA10_NR12FB4_LA28_N*A20FB3_LA10_N*R19FB3_LA29_N*F13FB4_LA11_NM12FB4_LA29_NF20FB3_LA11_NR21FB3_LA30_NG15FB4_LA11_NM12FB4_LA29_NF21FB3_LA11_NR21FB3_LA30_NG15FB4_LA11_NM12FB4_LA29_N*F21FB3_LA13_N*T16FB3_LA30_NG15FB4_LA11_NM12FB4_LA30_N*F21FB	D21	FB3_LA03_N	P20	FB3_LA21_N	D14	FB4_LA03_N	K12	FB4_LA21_N*
D20 FB3_LA04_P L21 FB3_LA22_P C15 FB4_LA04_P L13 FB4_LA22_P* C19 FB3_LA05_N U21 FB3_LA23_N E13 FB4_LA05_N K13 FB4_LA23_N D19 FB3_LA05_P U22 FB3_LA23_P E14 FB4_LA05_P K14 FB4_LA23_P B21 FB3_LA06_N* L18 FB3_LA24_N B15 FB4_LA06_N* N13 FB4_LA24_N A21 FB3_LA06_P* M18 FB3_LA24_P A15 FB4_LA06_P* N14 FB4_LA24_P J22 FB3_LA07_P F18 FB3_LA25_N* E12 FB4_LA07_N* L14 FB4_LA25_N K22 FB3_LA08_N T20 FB3_LA26_N C12 FB4_LA08_N R16 FB4_LA26_N* E19 FB3_LA08_N N19 FB3_LA26_N C13 FB4_LA08_N R16 FB4_LA26_N* G20 FB3_LA09_N N19 FB3_LA27_N G16 FB4_LA09_N* T15 FB4_LA28_N* A20 FB3_LA10_N* R19 FB3_LA	D22	FB3_LA03_P	P21	FB3_LA21_P	D15	FB4_LA03_P	J12	FB4_LA21_P*
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	C20	FB3_LA04_N	K21	FB3_LA22_N	C14	FB4_LA04_N	M13	FB4_LA22_N*
D19FB3LA05.PU22FB3LA23.PE14FB4LA05.PK14FB4LA23.PB21FB3LA06.N*L18FB3LA24.NB15FB4LA06.N*N13FB4LA24.NA21FB3LA06.P*M18FB3LA24.PA15FB4LA06.P*N14FB4LA24.PJ22FB3LA07.NG18FB3LA25.N*E12FB4LA07.N*L14FB4LA25.NK22FB3LA07.PF18FB3LA25.P*D12FB4LA07.P*M15FB4LA26.N*E18FB3LA08.NT20FB3LA26.NC12FB4LA08.NR16FB4LA26.N*E19FB3LA09.NN19FB3LA27.NG16FB4LA09.P*T15FB4LA27.NG20FB3LA09.NN19FB3LA27.NG16FB4LA09.P*T16FB4LA27.NH20FB3LA10.N*R19FB3LA28.NA13FB4LA10.NR12FB4LA28.N*A20FB3LA10.P*T19FB3LA29.NF13FB4LA11.NN12FB4LA29.NF19FB3LA11.NR21FB3LA29.N*F13FB4LA11.NM12FB4LA29.NF20FB3LA12.N*U16FB3LA30.NG15FB4LA11.PN12FB4LA30.N*F21FB3LA12.N*U16FB3LA30.NG15FB4LA12.P*N15FB4LA31.N*F19FB3LA13.N*T18FB3LA31.NH13FB4LA12.N*N15FB4LA30.N*F21FB3LA12.P*U17FB3LA31.NH13FB4LA13.N*V15FB4LA31.N*H19FB3LA13.N*T18FB3LA31.NH13 <td>D20</td> <td>FB3_LA04_P</td> <td>L21</td> <td>FB3_LA22_P</td> <td>C15</td> <td>FB4_LA04_P</td> <td>L13</td> <td>FB4_LA22_P*</td>	D20	FB3_LA04_P	L21	FB3_LA22_P	C15	FB4_LA04_P	L13	FB4_LA22_P*
B21FB3 LA06.N*L18FB3 LA24.NB15FB4 LA06.N*N13FB4 LA24.NA21FB3 LA06.P*M18FB3 LA24.PA15FB4 LA06.P*N14FB4 LA24.PJ22FB3 LA07.NG18FB3 LA25.N*E12FB4 LA07.N*L14FB4 LA25.NK22FB3 LA07.PF18FB3 LA25.P*D12FB4 LA07.P*M15FB4 LA26.N*E18FB3 LA08.NT20FB3 LA26.NC12FB4 LA08.NR16FB4 LA26.N*E19FB3 LA08.PU20FB3 LA26.PC13FB4 LA09.N*T15FB4 LA26.P*G20FB3 LA09.NN19FB3 LA27.NG16FB4 LA09.N*T15FB4 LA26.P*G20FB3 LA09.PN20FB3 LA27.PF16FB4 LA09.P*T16FB4 LA26.P*G20FB3 LA10.P*N19FB3 LA28.NA13FB4 LA10.NR12FB4 LA28.N*A20FB3 LA10.P*T19FB3 LA28.PA14FB4 LA10.PP12FB4 LA29.NF19FB3 LA11.NR21FB3 LA29.N*F13FB4 LA11.NM12FB4 LA29.NF20FB3 LA11.PT21FB3 LA30.NG15FB4 LA12.P*N15FB4 LA30.N*F21FB3 LA12.P*U16FB3 LA30.NG15FB4 LA12.P*N15FB4 LA30.P*J19FB3 LA13.P*U18FB3 LA31.NH13FB4 LA13.N*V15FB4 LA31.P*J19FB3 LA13.P*U18FB3 LA32.NB12FB4 LA13.P*U15FB4 LA31.P*A18	C19	FB3_LA05_N	U21	FB3_LA23_N	E13	FB4_LA05_N	K13	FB4_LA23_N
A21 FB3_LA06_P* M18 FB3_LA24_P A15 FB4_LA06_P* N14 FB4_LA24_P J22 FB3_LA07_N G18 FB3_LA25_N* E12 FB4_LA07_N* L14 FB4_LA25_N K22 FB3_LA07_P F18 FB3_LA25_P* D12 FB4_LA07_P* M15 FB4_LA25_P E18 FB3_LA08_N T20 FB3_LA26_N C12 FB4_LA08_N R16 FB4_LA26_P* G20 FB3_LA09_N N19 FB3_LA27_N G16 FB4_LA09_N* T15 FB4_LA28_P* H20 FB3_LA09_N N19 FB3_LA27_N G16 FB4_LA09_N* T15 FB4_LA28_P* H20 FB3_LA09_N N19 FB3_LA27_N G16 FB4_LA09_N* T15 FB4_LA28_N* A20 FB3_LA10_N* R19 FB3_LA28_N A13 FB4_LA10_N R12 FB4_LA28_N* F19 FB3_LA10_N* R19 FB3_LA28_N A14 FB4_LA10_N R12 FB4_LA29_N F20 FB3_LA11_N R21 FB3_LA29_N* F13 FB4_LA11_N M12 FB4_LA30_N* F21 <td>D19</td> <td>FB3_LA05_P</td> <td>U22</td> <td>FB3_LA23_P</td> <td>E14</td> <td>FB4_LA05_P</td> <td>K14</td> <td>FB4_LA23_P</td>	D19	FB3_LA05_P	U22	FB3_LA23_P	E14	FB4_LA05_P	K14	FB4_LA23_P
J22FB3_LA07_NG18FB3_LA25_N*E12FB4_LA07_N*L14FB4_LA25_NK22FB3_LA07_PF18FB3_LA25_P*D12FB4_LA07_P*M15FB4_LA25_PE18FB3_LA08_NT20FB3_LA26_NC12FB4_LA08_NR16FB4_LA26_N*E19FB3_LA08_PU20FB3_LA26_PC13FB4_LA08_PP16FB4_LA26_P*G20FB3_LA09_NN19FB3_LA27_NG16FB4_LA09_N*T15FB4_LA27_NH20FB3_LA09_PN20FB3_LA27_PF16FB4_LA09_P*T16FB4_LA27_PB20FB3_LA10_N*R19FB3_LA28_NA13FB4_LA10_NR12FB4_LA28_N*A20FB3_LA10_P*T19FB3_LA28_PA14FB4_LA10_PP12FB4_LA29_NF19FB3_LA11_NR21FB3_LA29_N*F13FB4_LA11_NM12FB4_LA29_NF20FB3_LA12_N*U16FB3_LA30_NG15FB4_LA11_PN12FB4_LA30_N*F21FB3_LA12_N*U16FB3_LA30_NG15FB4_LA12_P*N15FB4_LA30_N*F19FB3_LA13_N*T18FB3_LA31_NH13FB4_LA13_N*V15FB4_LA30_N*F19FB3_LA14_DU16FB3_LA31_NG13FB4_LA13_N*V15FB4_LA30_N*F21FB3_LA13_N*U18FB3_LA31_NH13FB4_LA13_N*V15FB4_LA31_N*H19FB3_LA13_N*U18FB3_LA31_NH13FB4_LA13_N*V15FB4_LA31_N*H19 <td>B21</td> <td>FB3_LA06_N*</td> <td>L18</td> <td>FB3_LA24_N</td> <td>B15</td> <td>FB4_LA06_N*</td> <td>N13</td> <td>FB4_LA24_N</td>	B21	FB3_LA06_N*	L18	FB3_LA24_N	B15	FB4_LA06_N*	N13	FB4_LA24_N
K22 FB3_LA07_P F18 FB3_LA25_P* D12 FB4_LA07_P* M15 FB4_LA25_P E18 FB3_LA08_N T20 FB3_LA26_N C12 FB4_LA08_N R16 FB4_LA26_N* E19 FB3_LA08_P U20 FB3_LA26_P C13 FB4_LA08_P P16 FB4_LA26_P* G20 FB3_LA09_N N19 FB3_LA27_N G16 FB4_LA09_N* T15 FB4_LA27_N H20 FB3_LA09_P N20 FB3_LA27_P F16 FB4_LA09_N* T16 FB4_LA27_P B20 FB3_LA10_N* R19 FB3_LA28_N A13 FB4_LA10_N R12 FB4_LA28_N* A20 FB3_LA11_N R21 FB3_LA28_N A14 FB4_LA10_P P12 FB4_LA28_P* F19 FB3_LA11_N R21 FB3_LA29_N* F13 FB4_LA11_N M12 FB4_LA29_N F20 FB3_LA12_N* U16 FB3_LA30_N G15 FB4_LA12_N* N15 FB4_LA30_N* F21 FB3_LA13_N* U16 FB3_	A21	FB3_LA06_P*	M18	FB3_LA24_P	A15	FB4_LA06_P*	N14	FB4_LA24_P
E18 FB3_LA08_N T20 FB3_LA26_N C12 FB4_LA08_N R16 FB4_LA26_N* E19 FB3_LA08_P U20 FB3_LA26_P C13 FB4_LA08_P P16 FB4_LA26_P* G20 FB3_LA09_N N19 FB3_LA27_N G16 FB4_LA09_N* T15 FB4_LA26_P* H20 FB3_LA09_P N20 FB3_LA27_P F16 FB4_LA09_P* T16 FB4_LA28_N* H20 FB3_LA10_N* R19 FB3_LA28_N A13 FB4_LA10_N R12 FB4_LA28_N* A20 FB3_LA10_P* T19 FB3_LA28_P A14 FB4_LA10_P P12 FB4_LA28_P* F19 FB3_LA11_N R21 FB3_LA29_N* F13 FB4_LA11_N M12 FB4_LA29_N F20 FB3_LA11_P T21 FB3_LA29_P* F14 FB4_LA11_P N12 FB4_LA29_P G21 FB3_LA12_N* U16 FB3_LA30_N G15 FB4_LA12_N* P15 FB4_LA30_N* F21 FB3_LA12_P* U17 FB3_LA30_N G15 FB4_LA12_N* N15 FB4_LA30_N* J19 <td>J22</td> <td>FB3_LA07_N</td> <td>G18</td> <td>FB3_LA25_N*</td> <td>E12</td> <td>FB4_LA07_N*</td> <td>L14</td> <td>FB4_LA25_N</td>	J22	FB3_LA07_N	G18	FB3_LA25_N*	E12	FB4_LA07_N*	L14	FB4_LA25_N
E19 FB3_LA08_P U20 FB3_LA26_P C13 FB4_LA08_P P16 FB4_LA26_P* G20 FB3_LA09_N N19 FB3_LA27_N G16 FB4_LA09_N* T15 FB4_LA27_N H20 FB3_LA09_P N20 FB3_LA27_P F16 FB4_LA09_P* T16 FB4_LA27_P B20 FB3_LA10_N* R19 FB3_LA28_N A13 FB4_LA10_N R12 FB4_LA28_N* A20 FB3_LA10_P* T19 FB3_LA28_P A14 FB4_LA10_P P12 FB4_LA28_P* F19 FB3_LA11_N R21 FB3_LA29_N* F13 FB4_LA11_N M12 FB4_LA29_N F20 FB3_LA11_P T21 FB3_LA29_P* F14 FB4_LA11_P N12 FB4_LA29_N G21 FB3_LA12_N* U16 FB3_LA30_N G15 FB4_LA12_N* P15 FB4_LA30_N* F21 FB3_LA13_N* U16 FB3_LA30_N G15 FB4_LA13_N* V15 FB4_LA31_N* J19 FB3_LA13_N* T18 FB3_LA31_N H13 FB4_LA13_N* V15 FB4_LA31_N* H19 <td>K22</td> <td>FB3_LA07_P</td> <td>F18</td> <td>FB3_LA25_P*</td> <td>D12</td> <td>FB4_LA07_P*</td> <td>M15</td> <td>FB4_LA25_P</td>	K22	FB3_LA07_P	F18	FB3_LA25_P*	D12	FB4_LA07_P*	M15	FB4_LA25_P
G20 FB3_LA09_N N19 FB3_LA27_N G16 FB4_LA09_N* T15 FB4_LA27_N H20 FB3_LA09_P N20 FB3_LA27_P F16 FB4_LA09_P* T16 FB4_LA27_P B20 FB3_LA10_N* R19 FB3_LA28_N A13 FB4_LA10_N R12 FB4_LA28_N* A20 FB3_LA10_P* T19 FB3_LA28_P A14 FB4_LA10_P P12 FB4_LA28_P* F19 FB3_LA11_N R21 FB3_LA29_N* F13 FB4_LA11_N M12 FB4_LA29_N F20 FB3_LA11_P T21 FB3_LA29_N* F14 FB4_LA11_N M12 FB4_LA29_N F20 FB3_LA12_N* U16 FB3_LA30_N G15 FB4_LA11_P N12 FB4_LA30_N* F21 FB3_LA12_P* U17 FB3_LA30_N G15 FB4_LA13_N* V15 FB4_LA31_N* J19 FB3_LA13_N* T18 FB3_LA31_N H13 FB4_LA13_N* V15 FB4_LA31_N* H19 FB3_LA14_N U18 FB	E18	FB3_LA08_N	T20	FB3_LA26_N	C12	FB4_LA08_N	R16	FB4_LA26_N*
H20 FB3_LA09_P N20 FB3_LA27_P F16 FB4_LA09_P* T16 FB4_LA27_P B20 FB3_LA10_N* R19 FB3_LA28_N A13 FB4_LA10_N R12 FB4_LA28_N* A20 FB3_LA10_P* T19 FB3_LA28_P A14 FB4_LA10_P P12 FB4_LA28_P* F19 FB3_LA11_N R21 FB3_LA29_N* F13 FB4_LA11_N M12 FB4_LA29_N F20 FB3_LA11_P T21 FB3_LA29_N* F14 FB4_LA11_P N12 FB4_LA29_P G21 FB3_LA12_N* U16 FB3_LA30_N G15 FB4_LA12_N* P15 FB4_LA30_N* F21 FB3_LA12_P* U17 FB3_LA30_P F15 FB4_LA13_N* V15 FB4_LA31_N* J19 FB3_LA13_N* T18 FB3_LA31_N H13 FB4_LA13_N* V15 FB4_LA31_N* H19 FB3_LA14_N E16 FB3_LA31_N H13 FB4_LA14_N U15 FB4_LA32_N* A18 FB3_LA14_N E16 F	E19	FB3_LA08_P	U20	FB3_LA26_P	C13	FB4_LA08_P	P16	FB4_LA26_P*
B20 FB3_LA10_N* R19 FB3_LA28_N A13 FB4_LA10_N R12 FB4_LA28_N* A20 FB3_LA10_P* T19 FB3_LA28_P A14 FB4_LA10_P P12 FB4_LA28_P* F19 FB3_LA11_N R21 FB3_LA29_N* F13 FB4_LA11_N M12 FB4_LA29_N F20 FB3_LA11_P T21 FB3_LA29_P* F14 FB4_LA11_P N12 FB4_LA29_P G21 FB3_LA12_N* U16 FB3_LA30_N G15 FB4_LA12_N* P15 FB4_LA30_N* F21 FB3_LA12_P* U17 FB3_LA30_P F15 FB4_LA13_N* V15 FB4_LA30_P* J19 FB3_LA13_N* T18 FB3_LA31_N H13 FB4_LA13_N* V15 FB4_LA31_N* H19 FB3_LA13_P* U18 FB3_LA31_P G13 FB4_LA13_P* U15 FB4_LA32_N* A18 FB3_LA14_N E16 FB3_LA32_N B12 FB4_LA14_N U13 FB4_LA32_N* A19 FB3_LA14_P E17 <td< td=""><td>G20</td><td>FB3_LA09_N</td><td>N19</td><td>FB3_LA27_N</td><td>G16</td><td>FB4_LA09_N*</td><td>T15</td><td>FB4_LA27_N</td></td<>	G20	FB3_LA09_N	N19	FB3_LA27_N	G16	FB4_LA09_N*	T15	FB4_LA27_N
A20 FB3_LA10_P* T19 FB3_LA28_P A14 FB4_LA10_P P12 FB4_LA28_P* F19 FB3_LA11_N R21 FB3_LA29_N* F13 FB4_LA11_N M12 FB4_LA29_N F20 FB3_LA11_P T21 FB3_LA29_P* F14 FB4_LA11_P N12 FB4_LA29_P G21 FB3_LA12_N* U16 FB3_LA30_N G15 FB4_LA12_N* P15 FB4_LA30_N* F21 FB3_LA12_P* U16 FB3_LA30_N G15 FB4_LA12_N* N15 FB4_LA30_N* J19 FB3_LA13_N* T18 FB3_LA31_N H13 FB4_LA13_N* V15 FB4_LA31_N* H19 FB3_LA13_N* U18 FB3_LA31_N H13 FB4_LA13_N* V15 FB4_LA31_N* H19 FB3_LA14_N E16 FB3_LA31_N H13 FB4_LA13_N* U15 FB4_LA31_N* A18 FB3_LA14_N E16 FB3_LA32_N B12 FB4_LA14_N U13 FB4_LA32_N* A19 FB3_LA15_N* N17 FB3_LA33_N R13 FB4_LA15_N R14 FB4_LA33_N* R22<	H20	FB3_LA09_P	N20	FB3_LA27_P	F16	FB4_LA09_P*	T16	FB4_LA27_P
F19 FB3_LA11_N R21 FB3_LA29_N* F13 FB4_LA11_N M12 FB4_LA29_N F20 FB3_LA11_P T21 FB3_LA29_P* F14 FB4_LA11_P N12 FB4_LA29_P G21 FB3_LA12_N* U16 FB3_LA30_N G15 FB4_LA12_N* P15 FB4_LA30_N* F21 FB3_LA12_P* U17 FB3_LA30_P F15 FB4_LA12_P* N15 FB4_LA30_P* J19 FB3_LA13_N* T18 FB3_LA31_N H13 FB4_LA13_N* V15 FB4_LA31_N* H19 FB3_LA13_P* U18 FB3_LA31_P G13 FB4_LA13_P* U15 FB4_LA31_P* A18 FB3_LA14_N E16 FB3_LA32_N B12 FB4_LA14_N U13 FB4_LA32_N* A19 FB3_LA14_P E17 FB3_LA33_N R13 FB4_LA15_N R14 FB4_LA33_N* R22 FB3_LA15_N* N17 FB3_LA33_N R13 FB4_LA15_N R14 FB4_LA33_N* R22 FB3_LA15_N* N17 FB3_LA33_N R13 FB4_LA15_N R14 FB4_LA33_N* P22 </td <td>B20</td> <td>FB3_LA10_N*</td> <td>R19</td> <td>FB3_LA28_N</td> <td>A13</td> <td>FB4_LA10_N</td> <td>R12</td> <td>FB4_LA28_N*</td>	B20	FB3_LA10_N*	R19	FB3_LA28_N	A13	FB4_LA10_N	R12	FB4_LA28_N*
F20 FB3_LA11_P T21 FB3_LA29_P* F14 FB4_LA11_P N12 FB4_LA29_P G21 FB3_LA12_N* U16 FB3_LA30_N G15 FB4_LA12_N* P15 FB4_LA30_N* F21 FB3_LA12_P* U17 FB3_LA30_P F15 FB4_LA12_P* N15 FB4_LA30_P* J19 FB3_LA13_N* T18 FB3_LA31_N H13 FB4_LA13_N* V15 FB4_LA31_N* H19 FB3_LA13_P* U18 FB3_LA31_P G13 FB4_LA13_P* U15 FB4_LA31_P* A18 FB3_LA14_N E16 FB3_LA32_N B12 FB4_LA14_N U13 FB4_LA32_N* A19 FB3_LA14_P E17 FB3_LA32_P B13 FB4_LA14_P T13 FB4_LA32_P* R22 FB3_LA15_N* N17 FB3_LA33_N R13 FB4_LA15_N R14 FB4_LA33_N* P22 FB3_LA15_P* P17 FB3_LA33_P T14 FB4_LA15_P P14 FB4_LA33_P*	A20	FB3_LA10_P*	T19	FB3_LA28_P	A14	FB4_LA10_P	P12	FB4_LA28_P*
G21 FB3_LA12_N* U16 FB3_LA30_N G15 FB4_LA12_N* P15 FB4_LA30_N* F21 FB3_LA12_P* U17 FB3_LA30_P F15 FB4_LA12_P* N15 FB4_LA30_P* J19 FB3_LA13_N* T18 FB3_LA31_N H13 FB4_LA13_N* V15 FB4_LA31_N* H19 FB3_LA13_P* U18 FB3_LA31_P G13 FB4_LA13_P* U15 FB4_LA31_P* A18 FB3_LA14_N E16 FB3_LA32_N B12 FB4_LA14_N U13 FB4_LA32_N* A19 FB3_LA14_P E17 FB3_LA32_P B13 FB4_LA14_P T13 FB4_LA32_P* R22 FB3_LA15_N* N17 FB3_LA33_N R13 FB4_LA15_N R14 FB4_LA33_N* P22 FB3_LA15_P* P17 FB3_LA33_P T14 FB4_LA15_P P14 FB4_LA33_P*	F19	FB3_LA11_N	R21	FB3_LA29_N*	F13	FB4_LA11_N	M12	FB4_LA29_N
F21 FB3_LA12_P* U17 FB3_LA30_P F15 FB4_LA12_P* N15 FB4_LA30_P* J19 FB3_LA13_N* T18 FB3_LA31_N H13 FB4_LA13_N* V15 FB4_LA31_N* H19 FB3_LA13_P* U18 FB3_LA31_P G13 FB4_LA13_P* U15 FB4_LA31_P* A18 FB3_LA14_N E16 FB3_LA32_N B12 FB4_LA14_N U13 FB4_LA32_N* A19 FB3_LA14_P E17 FB3_LA32_P B13 FB4_LA14_P T13 FB4_LA32_P* R22 FB3_LA15_N* N17 FB3_LA33_N R13 FB4_LA15_N R14 FB4_LA33_N* P22 FB3_LA15_P* P17 FB3_LA33_P T14 FB4_LA15_P P14 FB4_LA33_P*	F20	FB3_LA11_P	T21	FB3_LA29_P*	F14	FB4_LA11_P	N12	FB4_LA29_P
J19 FB3_LA13_N* T18 FB3_LA31_N H13 FB4_LA13_N* V15 FB4_LA31_N* H19 FB3_LA13_P* U18 FB3_LA31_P G13 FB4_LA13_P* U15 FB4_LA31_P* A18 FB3_LA14_N E16 FB3_LA32_N B12 FB4_LA14_N U13 FB4_LA32_N* A19 FB3_LA14_P E17 FB3_LA32_P B13 FB4_LA14_P T13 FB4_LA32_P* R22 FB3_LA15_N* N17 FB3_LA33_N R13 FB4_LA15_N R14 FB4_LA33_N* P22 FB3_LA15_P* P17 FB3_LA33_P T14 FB4_LA15_P P14 FB4_LA33_P*	G21	FB3_LA12_N*	U16	FB3_LA30_N	G15	FB4_LA12_N*	P15	FB4_LA30_N*
H19 FB3_LA13_P* U18 FB3_LA31_P G13 FB4_LA13_P* U15 FB4_LA31_P* A18 FB3_LA14_N E16 FB3_LA32_N B12 FB4_LA14_N U13 FB4_LA32_N* A19 FB3_LA14_P E17 FB3_LA32_P B13 FB4_LA14_P T13 FB4_LA32_P* R22 FB3_LA15_N* N17 FB3_LA33_N R13 FB4_LA15_N R14 FB4_LA33_N* P22 FB3_LA15_P* P17 FB3_LA33_P T14 FB4_LA15_P P14 FB4_LA33_P*	F21	FB3_LA12_P*	U17	FB3_LA30_P	F15	FB4_LA12_P*	N15	FB4_LA30_P*
A18 FB3_LA14_N E16 FB3_LA32_N B12 FB4_LA14_N U13 FB4_LA32_N* A19 FB3_LA14_P E17 FB3_LA32_P B13 FB4_LA14_P T13 FB4_LA32_P* R22 FB3_LA15_N* N17 FB3_LA33_N R13 FB4_LA15_N R14 FB4_LA33_N* P22 FB3_LA15_P* P17 FB3_LA33_P T14 FB4_LA15_P P14 FB4_LA33_P*	J19	FB3_LA13_N*	T18	FB3_LA31_N	H13	FB4_LA13_N*	V15	FB4_LA31_N*
A19 FB3_LA14_P E17 FB3_LA32_P B13 FB4_LA14_P T13 FB4_LA32_P* R22 FB3_LA15_N* N17 FB3_LA33_N R13 FB4_LA15_N R14 FB4_LA33_N* P22 FB3_LA15_P* P17 FB3_LA33_P T14 FB4_LA15_P P14 FB4_LA33_P*	H19	FB3_LA13_P*	U18	FB3_LA31_P	G13	FB4_LA13_P*	U15	FB4_LA31_P*
R22 FB3_LA15_N* N17 FB3_LA33_N R13 FB4_LA15_N R14 FB4_LA33_N* P22 FB3_LA15_P* P17 FB3_LA33_P T14 FB4_LA15_P P14 FB4_LA33_P*	A18	FB3_LA14_N	E16	FB3_LA32_N	B12	FB4_LA14_N	U13	FB4_LA32_N*
R22 FB3_LA15_N* N17 FB3_LA33_N R13 FB4_LA15_N R14 FB4_LA33_N* P22 FB3_LA15_P* P17 FB3_LA33_P T14 FB4_LA15_P P14 FB4_LA33_P*	A19	FB3_LA14_P	E17	FB3_LA32_P	B13	FB4_LA14_P	T13	FB4_LA32_P*
P22 FB3_LA15_P* P17 FB3_LA33_P T14 FB4_LA15_P P14 FB4_LA33_P*								
			M21	FB3_PSNT_L			N18	FB4_PSNT_L

Table 6: Pulsar2b LVDS Signal Assignments for Mezzanines 3 and 4.

Appendix D Pulsar2b Board Sensors

Some voltage regulators are not powered up until the board is in the M4 active state. Attempting to read an unpowered sensor will return garbage. The Fermilab IPMC software automatically zeros out all unpowered sensor readings.

Device	Ref	I2C Address	Parameter	Type	Units	Read
EBDW025A0B41Z	U9	011 0011	Temperature	float	С	anytime
12V bus converter			Vin	float	V	anytime
			Vout	float	V	anytime
			Iout	float	А	anytime
UDT020A0X3-SRZ	U23	010 0000	OverTemp	boolean		M4
voltage regulator			Vin	float	V	M4
MGTAVTT			Vout	float	V	M4
			Iout	float	А	M4
UDT020A0X3-SRZ	U16	011 0000	OverTemp	boolean		M4
voltage regulator			Vin	float	V	M4
VCC3V3			Vout	float	V	M4
			Iout	float	А	M4
MDT040A0X3-SRPHZ	U17	010 0010	OverTemp	boolean		M4
voltage regulator			Vin	float	V	M4
VCC1V0			Vout	float	V	M4
			Iout	float	А	M4
PDT006A0X3-SRZ	U18	011 0010	OverTemp	boolean		M4
voltage regulator			Vin	float	V	M4
VCC1V8			Vout	float	V	M4
			Iout	float	A	M4
MDT040A0X3-SRPHZ	U21	010 0011	OverTemp	boolean		M4
voltage regulator			Vin	float	V	M4
MGTAVCC			Vout	float	V	M4
			Iout	float	A	M4
TPS2459	U20	000 1000	MP Good	boolean		anytime
RTM power controller			MP Fault	boolean		anytime
			PWR Good	boolean		anytime
			PWR Fault	boolean		anytime
PIM400KZ	U8	010 1111	Temperature	float	С	anytime
Power Input Module			Vholdup	float	V	anytime
			Iout	float	А	anytime
			Vin_a	float	V	anytime
			Vin_b	float	V	anytime
LTC2990	U2	100 1100	Ambient air temp	float	С	anytime
Temperature Sensor		(sensor bus)	FPGA die temp	float	С	anytime
			3.3V management voltage	float	V	anytime

Table 7: Pulsar2b Board Sensors.

References

- Fermi National Accelerator Laboratory Batavia, Illinois 60510 USA http://www.fnal.gov
- [2] CERN https://www.cern.ch
- [3] Dataformatter IEEE RT 2013 conf record
- [4] PICMG 3.0 R3 Spec
- [5] PICMG 3.8 Intelligent RTM Zone-3A Spec
- [6] QSFP+ Transceiver Specification SFF-86XX EIA-964/SFF-8436
- [7] CERN IPMC design
- [8] LAPP IPMC design
- [9] UW Madison IPMC design
- [10] Fermilab Technical Memo TM-2651-E PRM design and firmware
- [11] Rack Protection System Documentation Rev. B http://home.fnal.gov/ huffman/MicroBoone/RPS.html
- [12] Xilinx Semiconductor http://www.xilinx.com
- [13] CERN or UK IPBUS
- [14] Fermilab off the shelf ethernet interface ryan rivera
- [15] COMTEL website
- [16] CERN TTC and FMC mezzanine card
- [17] Fermilab PRAM paper