Author(s)
|
Nesbo, Simon Voigt (HVL, Norway) ; Alme, Johan (U. Bergen (main)) ; Bonora, Matthias (CERN) ; Giubilato, Piero (INFN, Padua ; Padua U.) ; Helstrup, Haavard (HVL, Norway) ; Hristozkov, Svetlomir (CERN) ; Aglieri Rinella, Gianluca (CERN) ; Röhrich, Dieter (U. Bergen (main)) ; Schambach, Joachim (U. Texas, Austin (main)) ; Shahoyan, Ruben (CERN) ; Ullaland, Kjetil (U. Bergen (main)) |
Abstract
| For the Long Shutdown 2 (LS2) upgrade of the ITS detector in the ALICE experiment at the LHC, a novel pixel detector chip, the ALPIDE chip, has been developed. In the event of busy ALPIDE chips in the ITS detector, the readout electronics may need to take appropriate action to minimize loss of data. This paper presents a lightweight, statistical simulation model for the ALPIDE chip and the up- graded ITS detector, developed using the SystemC framework. The purpose of the model is to quantify the probability of a busy condition and the data taking efficiency of the ALPIDE chips under various conditions, and to apply this knowledge during the development of the readout electronics and firmware. |