## **University of Alberta**

## **Library Release Form**

## Name of Author: Li Chen

Title of Thesis: Radiation Tolerant Design with 0.18-micron CMOS Technology

Degree: Doctor of Philosophy

## Year this Degree Granted: 2004

Permission is hereby granted to the University of Alberta Library to reproduce single copies of this thesis and to lend or sell such copies for private, scholarly or scientific research purposes only.

The author reserves all other publication and other rights in association with the copyright in the thesis, and except as herein before provided, neither the thesis nor any substantial portion thereof may be printed or otherwise reproduced in any material form whatever without the author's prior written permission.

Signature

606D Michener Park, Edmonton, Alberta Canada, T6H 5A1 University of Alberta

#### Radiation Tolerant Design with 0.18-micron CMOS Technology

by

Li Chen

A thesis submitted to the Faculty of Graduate Studies and Research in partial fulfillment of the

requirements for the degree of Doctor of Philosophy

Department of Electrical and Computer Engineering

Edmonton, Alberta Fall 2004

## **University of Alberta**

Faculty of Graduate Studies and Research

The undersigned certify that they have read, and recommend to the Faculty of Graduate Studies and Research for acceptance, a thesis entitled **Radiation Tolerant Design with 0.18-micron CMOS Technology** submitted by **Li Chen** in partial fulfillment of the requirements for the degree of **Doctor of Philosophy**.

Dr. Nelson G. Durdle (Supervisor)

Dr. Douglas M. Gingrich (Co-Supervisor)

Dr. Igor Filanovsky

Dr. Bruce F. Cockburn

Dr. Kim Chow

Date: \_\_\_\_\_

This thesis is dedicated to my son Alexander and my wife Qibing.

### Abstract

This thesis discusses the issues related to the use of enclosed-gate layout transistors and guard rings in a  $0.18 \ \mu m$  CMOS technology in order to improve the radiation tolerance of ASICs. The thin gate oxides of submicron technologies are inherently more radiation tolerant than the thicker oxides present in less advanced technologies. Using a commercial deep submicron technology to build up radiation-hardened circuits introduces several advantages compared to a dedicated radiation-hard technology, such as speed, power, area, stability, and expense.

Some novel aspects related to the use of enclosed-gate layout transistors are presented in this thesis. A model to calculate the aspect ratio is introduced and verified. Some important electrical parameters of the transistors such as threshold voltage, leakage current, subthreshold slope, and transconductance are studied before and after being irradiation up to 70 kGy(SiO<sub>2</sub>). The analyzed electrical parameters shift a very limited amount after the irradiation. This research shows that a 0.18 µm CMOS technology (gate oxide thickness of 4.3 nm), combined with enclosed-gate layout transistors and guard rings can effectively resist total dose effects to a very high level (more than 70 kGy(SiO<sub>2</sub>)) with negligible performance degradation.

A digital library is developed with enclosed-gate layout transistors and a configurable SRAM architecture is introduced. Some low-power techniques are adopted, such as divided-word line structure, automatic power down function, and address transition detection. A SRAM test chip is designed and fabricated with the custom-designed library.

Single-event upsets become more significant in deep submicron technologies than the less advanced ones which have a larger feature size, because of the decreased charge needed to flip the state of a node in a circuit. There are many techniques for hardening the SRAM to guard against single-event upset. These hardening techniques are introduced and evaluated with the 0.18  $\mu$ m technology. An overall best solution is determined in terms of power, speed, and area.

# Table of Contents

Introdu	iction		20
Chapte	r 1 Inti	oduction to Radiation Environments	25
1.1	The sp	pace environment	25
1.2	The g	round level	27
1.3	The n	uclear reactor environment	28
1.4	The ra	adiation processing environment	28
1.5	The w	eapons environment	29
1.6	High-	energy physics accelerators	31
Chapte	r 2 Intr	oduction to Radiation Effects on MOS Devices and ICs	32
2.1	Intera	ctions between radiation particles and matter	32
2.2	Total	dose effects	35
	2.2.1	Charge trapping in silicon dioxide	35
	2.2.2	Charge trapping at the SiO <sub>2</sub> -Si interface	37
2.3	Radia	tion effects on the electrical parameters of a MOS transistor	37
	2.3.1	Threshold voltage shift	38
	2.3.2	Change of leakage current: subthreshold and parasitic currents	39
	2.3.3	Decrease of mobility and transconductance	41
	2.3.4	Noise increase	42
2.4	Single	e-event effects	42
	2.4.1	Soft upsets	42
	2.4.2	Hard upsets	45
2.5	Summ	nary	47
Chapte	r 3 Dee	p Submicron CMOS Technologies for Radiation Applications.	48
3.1	Techn	ology scaling	48
3.2	Benef	icial radiation effects of the technology scaling	51
	3.2.1	Total dose tolerance	51
	3.2.2	Single-event latch-up	52
3.3	Detrir	nental radiation effects of the technology scaling	53

Chapter	4 Radiation-Hardening Techniques	
4.1	Process-related radiation-hardening techniques	
4.2	Layout-related radiation-hardening techniques	
4.3	Circuit and system-related radiation-hardening techniques	61
Chapter	• 5 Modeling of Enclosed-Gate Transistors	
5.1	Aspect ratio calculation	64
5.2	Verification	
	5.2.1 Test chip development	
	5.2.2 Measurements and results	71
5.3	Aspect ratio limitation	71
5.4	Output characteristics	73
	5.4.1 Output conductance asymmetry	74
	5.4.2 Channel length modulation	
Chapter	c 6 Total Dose Effects on Enclosed-GateTransistors	
6.1	Radiation test procedures	
6.2	Radiation introduced threshold voltage shift	
6.3	Radiation induced subthreshold slope shift	
6.4	Radiation introduced leakage current	
6.5	Radiation induced transconductance shift	
Chapter	7 Noise Performance of Enclosed-Gate Transistors	
7.1	MOSFET noise	
	7.1.1 Channel thermal noise	
	7.1.2 1/ <i>f</i> noise	
	7.1.3 Total noise power spectral density	
7.2	Experiment	
	7.2.1 Devices under test	
	7.2.2 Measurement setup	
	7.2.3 Measurement results	
Chapter	8 Configurable SRAM Macro Design to Resist Total Dose E	ffects 100
8.1	Memory architecture	
8.2	Memory cell design	

8.3	A digital library with E	ELTs and guard rings	103
8.4	Divided word line struc	cture	105
8.5	Automatic power down	n function	106
8.6	Sense amplifiers and ed	qualization	
8.7	Performance and other	features	109
Chapter	9 SRAM Design to G	uard Again Single-event Effects	113
9.1	SRAM hardening techn	niques	113
	9.1.1 SRAMs using e	enhanced critical charge hardening techniques	113
	9.1.2 SRAMs using r	edundant circuit hardening techniques	114
9.2	Simulation results and	discussions	117
	9.2.1 Enhanced critic	al charge hardening techniques	117
	9.2.2 Redundant circu	uit hardening techniques	119
Conclusi	ons		121
Bibliogra	phy		124

## List of Tables

Table 5.1:	The gate lengths and calculated widths for five sizes of enclosed-	
	gate transistors	70
Table 5.2:	Differences between the calculated and measured aspect ratios	
	for five different sizes enclosed-gate transistors.	71
Table 5.3:	The measured output conductance values for the drain inside $(g_{di})$	
	and outside $(g_{do})$ the gate with five different enclosed-gate	
	transistors. Their gate length and width are listed in the first	
	column of the table. $V_{gs}$ of the transistors is 0.5 V	75
Table 6.1:	The width and length of enclosed-gate transistors in each chip	
	under test.	78
Table 6.2:	The radiation periods and radiation doses absorbed by each chip	
	under test	79
Table 7.1:	Extracted channel thermal noise and K <sub>a</sub> , from the enclosed-gate	
	transistors (length is 1 $\mu$ m) in DUT0 with different drain	
	voltages, before and after 29 kGy(SiO <sub>2</sub> ) absorbed dose	
	irradiation.	99
Table 8.1:	Some characteristics for the SRAM. The timing parameters are	
	measured from simulation	111
Table 9.1:	Width versus critical charge of the NMOS transistors in a SRAM	
	cell.	117
Table 9.2:	Transistor sizes for the HIT cell.	119
Table 9.3:	Parameters for each studied cell.	120

# List of Figures or Illustrations

Figure 2.1:	Illustration of charge trapping in the gate oxide of a NMOS	
	transistor	36
Figure 2.2:	Illustration of the parasitic transistors that are in parallel to the	
	main transistor and of the parasitic leakage paths in the shallow-	
	trench isolation region or underneath the field oxide which	
	connects the source and the drain	41
Figure 2.3:	Illustration of charge collection profiles for a target node from the	
	diffusion and combination of diffusion with funneling effects.	
	The charge collection curves are in time scale; the circuit node	
	array and particle track are shown in a cross-section diagram	44
Figure 3.1:	The plot shows how scaling density and speed vary with time (i.e.	
	decreasing the minimum feature size). The data are taken from	
	[Cit99]. The left side of Y-axis indicates the number of	
	transistors on a chip; the right side of Y-axis is the minimum gate	
	length of transistors.	49
Figure 3.2:	Technology trends foreseen for the next 10 years. The data are	
	taken from [Ane99a]. The line with the round markers refers to	
	the right axes (logarithmic scale), the others to the left axes	
	(linear scale).	50
Figure 3.3:	Threshold voltage variation per 10 kGy(SiO <sub>2</sub> ) dose as a function	
	of the oxide thickness. Some of the data are taken from [Ane99]	53
Figure 3.4:	SEU critical charge versus feature size for various technologies.	
	The data are taken from [Pet]	55
Figure 4.1:	Micorprocessor performance versus year of introduction for	
	commercial and radiation-hard micorprocessors. The data are	
	taken from [Lac00]	57
Figure 4.2:	Layouts of a standard self-aligned NMOS transistor (A) and of	
	three possible alternatives (B, C, and D) to inhibit the leakage	
	paths shown in the standard transistor. The thin oxide areas,	

	where there can be a creation of a radiation-induced parasitic	
	path, are indicated with thick black lines. The leakage paths are	
	represented with dash lines	59
Figure 4.3:	Illustration of a radiation induced parasitic path in an n-well	
	CMOS technology with shallow-trench isolation. The well of a	
	PMOS transistor, connected to the power supply, is leaking	
	toward the grounded source on an NMOS transistor. If a biased	
	interconnection line (made of polysilicon in the case of the	
	figure) passes over the thick oxide, it worsens the problem	60
Figure 4.4:	Layout of an inverter using the proposed radiation tolerant layout	
	approach in a CMOS technology. The n-well layer is not shown	
	in the figure.	61
Figure 4.5:	Schematic of a resistor hardened SRAM cell	62
Figure 5.1:	Diagram of an enclose-gate transistor. The transistor can be	
	thought of as being formed by transistors of three different kinds	
	in parallel, labeled in the picture T1, T2 and T3	66
Figure 5.2:	Shape of an enclosed-gated transistor stretched in one direction to	
	achieve higher aspect ratio.	67
Figure 5.3:	Layouts of three enclosed-gate transistors, whose gate lengths are	
	1 $\mu$ m (A), 0.5 $\mu$ m (B) and 0.21 $\mu$ m (C) respectively. For each	
	diagram, the blue square in the middle is the drain or source	
	contact, surrounded with the gate (dark red). On the top of the	
	layout, there are a gate contact and a piece of metall in square	
	shape. There are several contacts covered with metal1 for the	
	source or drain at the bottom of the layouts	69
Figure 5.4:	Calculated aspect ratio versus gate length for five different gate	
	length enclosed-gate transistors	70
Figure 5.5:	The three addends (red, green and blue curve respectively) and	
	the total in Equation 5.1 (black curve with square marks) as a	
	function of the gate length	72

Figure 5.6:	(A) $L = 2 \mu m$ , $W = 5.96 \mu m$ enclosed-gate transistor drain current	
	versus drain voltage curves; (B) $L = 0.21 \ \mu m$ , $W = 2.34 \ \mu m$	
	enclosed-gate transistor drain current versus drain voltage curves.	
	In every plot, the gate voltages of the five curves from bottom to	
	top are 0.5 V, 0.6 V, 0.7 V, 0.8 V, and 0.9 V	74
Figure 5.7:	Illustration of the channel length modulation for an enclosed-gate	
	transistor with the drain is in or outside the gate. The dotted lines	
	on the gate of the enclosed-gate transistor indicate the position of	
	the pinch-off inside the channel for the two possible choices of	
	the drain. A square gate was taken here to simplify the	
	calculations	76
Figure 5.8:	Channel length modulation data extracted from the standard	
	transistors (blue curve), enclosed-gate transistors with the drain	
	inside (green curve) and source inside (red curve) configurations.	
	For each type of transistors, there are five different gate lengths,	
	3.0 µm, 2.0 µm, 1.0 µm, 0.5 µm and 0.21 µm.	77
Figure 6.1:	Drain current versus gate voltage data for six transistors whose	
	gate lengths are (A) 3 µm, (B) 2 µm, (C) 1.5 µm, (D) 1 µm, (E)	
	0.5 $\mu$ m, (F) 0.21 $\mu$ m in DUT4. The drain to source voltage is	
	0.05 V.	80
Figure 6.2:	The threshold voltage shift as a function of the total dose for the	
	transistors in DUT0, DUT1, DUT2, DUT3 and DUT4. In each	
	diagram, the black, red, green, blue, yellow and pink curves	
	represent the data of $L = 3.0 \ \mu\text{m}$ , $L = 2.0 \ \mu\text{m}$ , $L = 1.5 \ \mu\text{m}$ , $L = 1.0 \ \mu\text{m}$	
	$\mu$ m, $L = 0.5 \mu$ m, $L = 0.21 \mu$ m enclosed-gate transistors	
	respectively	81
Figure 6.3:	In the subthreshold region, drain current (on log scale) versus	
	gate voltage, fitted to a straight line for six types of transistors in	
	DUT4. The gate lengths of the transistors are (A) 3 $\mu$ m, (B) 2	
	μm, (C) 1.5 μm, (D) 1 μm, (E) 0.5 μm and (F) 0.21 μm. The two	
	lines represent data of drain current when gate voltages are 0.05	

	V and 1 V respectively. The line on the top is for $V_{gs} = 1$ V in each diagram.	82
Figure 6.4:	The extracted subthreshold slope as a function of the total dose	
	for the transistors in DUT0, DUT1, DUT2, DUT3 and DUT4. In	
	each diagram, the black, red, green, blue, yellow and pink curves	
	represent the data of $L = 3.0 \ \mu\text{m}$ , $L = 2.0 \ \mu\text{m}$ , $L = 1.5 \ \mu\text{m}$ , $L = 1.0 \ \mu\text{m}$	
	$\mu$ m, $L = 0.5 \mu$ m, $L = 0.21 \mu$ m enclosed-gate transistors	
	respectively	83
Figure 6.5:	The leakage current as a function of the total dose for the	
	transistors in DUT0, DUT1, DUT2, DUT3 and DUT4. In each	
	diagram, the black, red, green, blue, yellow and pink curves	
	represent the data of enclosed-gated transistors whose gate	
	lengths equal $3.0 \ \mu\text{m}, 2.0 \ \mu\text{m}, 1.5 \ \mu\text{m}, 1.0 \ \mu\text{m}, 0.5 \ \mu\text{m}$ and	
	$0.21 \mu m$ , respectively. The drain voltage is 1.0 V, and the gate	
	voltage is 0 V for each transistor	85
Figure 6.6:	An example of drain current versus gate voltage curves before	
	(black curve) and after 50 kGy(SiO <sub>2</sub> -Si) irradiation (red curve)	
	for six different sizes of transistors in DUT4. The gate lengths for	
	the tested transistors are (A) 3 µm, (B) 2 µm, (C) 1.5 µm, (D) 1	
	μm, (E) 0.5 μm, (F) 0.21 μm. The drain voltage is 0.05 V	86
Figure 6.7:	Extracted transconductance curves before (black) and after	
	(green) 50 kGy(SiO2) irradiation for different size enclosed-gate	
	transistors in DUT4. The gate lengths for the tested transistors are	
	(A) 3 µm, (B) 2 µm, (C) 1.5 µm, (D) 1 µm, (E) 0.5 µm, (F) 0.21	
	μm. The drain voltage is 0.05 V	87
Figure 6.8:	Extracted transconductance curves before (black) and after	
	(green) 50 kGy(SiO <sub>2</sub> ) irradiation for an enclosed-gate transistor	
	in DUT4. The gate length for the tested transistor is 0.21 $\mu$ m. The	
	drain voltage is 0.05 V.	88
Figure 7.1:	Schematic of noise measurement setup.	94

Figure 7.2:	An example of gain versus frequency of an enclosed-gate	
	transistor in DUT1, $L = 0.5 \ \mu\text{m}$ , $W = 2.93 \ \mu\text{m}$ , $V_{gs} = 0.6 \ V$ , $V_{ds} =$	
	0.2 V.	95
Figure 7.3:	An example of noise versus frequency diagram of an enclosed-	
	gate transistor in DUT0, $L = 1 \mu m$ , $W = 3.95 \mu m$ , $V_{gs} = 0.6 V$ ,	
	$V_{ds} = 0.1 V$ (black curve), 0.2 V (green curve), 0.3 V (yellow),	
	0.4 V (red curve), 0.5 V (dark blue curve), 0.6V (pink curve) and	
	0.7 V (light blue curve).	96
Figure 7.4:	An example of noise versus frequency diagram of an enclosed-	
	gate transistor in DUT0, $L = 0.21 \mu m$ , $W = 2.34 \mu m$ , $V_{gs} = 0.6 V$ ,	
	$V_{ds} = 0.1$ V (black curve), 0.2 V (green curve) and 0.3 V (red	
	curve)	97
Figure 7.5:	An example of noise versus frequency diagram of an enclosed-	
	gate transistor in DUT0, $L = 0.21 \mu m$ , $W = 2.34 \mu m$ , $V_{gs} = 0.6 V$ ,	
	$V_{ds} = 0.1$ V, 0.2 V, before and after radiation, represented by	
	black, green, red and blue curves, respectively	98
Figure 8.1:	Block diagram of the SRAM architecture.	101
Figure 8.2:	Layout of a SRAM cell with ELTs and guard rings	102
Figure 8.3:	(A) Layout of a two-input NAND gate with one fanout of one; (B)	
	layout of a two-input NOR gate with a fanout of one; (C) layout	
	of an inverter with a fanout of one; (D) layout of three-input	
	NOR gate with a fanout of one	104
Figure 8.4:	Block diagram of the divided word line structure	105
Figure 8.5:	A schematic of the core part and a rough sketch of internal	
	waveforms.	107
Figure 8.6:	(A) The schematic of local current mirror sense amplifier; (B) the	
	schematic of main current mirror sense amplifier	109
Figure 8.7:	Layout of the $1k \times 9bit$ SRAM test chip. The right part in the core	
	is the memory arrays and row/column decoders; the left part is	
	the peripheral circuits of the memory	110
Figure 8.8:	The timing diagram for a write followed by a read operation	112

Figure 9.1:	(A) Schematic of a HIT SRAM cell; (B) Schematic of a DICE		
	SRAM cell	116	
Figure 9.2:	NMOS transistors width versus critical charge in a SRAM cell	118	

# List of Symbols and Abbreviations

Symbol	Description	Unit
$C_d$	Depletion-layer capacitance per unit area	F/cm <sup>2</sup>
$C_{it}$	Interface trapped capacitance per unit area	F/cm <sup>2</sup>
$C_{ox}$	Oxide capacitance per unit area	F/cm <sup>2</sup>
$\Delta N_{ot}$	The areal trapped charge density referred to the	
	SiO <sub>2</sub> -Si interface	C/cm <sup>2</sup>
$\Delta V_T$	Threshold voltage shift	V
$\Delta V_{it}$	Threshold voltage shift introduced by the charge	
	trapping in the interface	V
$\Delta V_{ox}$	Threshold voltage shift introduced by the charge	
	trapping in the silicon oxide	V
$\mathcal{E}_{OX}$	Oxide permittivity (= $3.45 \times 10^{-13}$ F/cm)	F/cm
f	Frequency, clock frequency	Hz
$\phi_B$	Bulk potential	V
$\phi_t$	Thermal voltage (=0.0259 V, when 300°K)	V
$g_d$	MOSFET small-signal output conductance	A/V
$g_m$	MOSFET small-signal transconductance	A/V
$g_{mb}$	MOSFET small-signal bulk transconductance	A/V
$I_d$	Drain Current in a MOSFET	А
$K_B$	Boltzmann's constant (= $1.38 \times 10^{-23}$ J/K)	J/K
L	Length, MOSFET channel length	cm
$L_{eff}$	Effective channel length	cm
λ	Channel length modulation	1/V
μ	Carrier mobility	cm <sup>2</sup> /V-s
$\mu_0$	Pre-radiation carrier mobility	cm <sup>2</sup> /V-s
n <sub>i</sub>	Silicon intrinsic carrier density	cm <sup>-3</sup>
q	Electronic charge (= $1.6 \times 10^{-19}$ C)	С
$Q_c$	Critical charge for single-event upset	С

r	Resistance	Ω
$R_B$	MOSFET substrate resistance	Ω
$R_G$	MOSFET polysilicon gate resistance	Ω
ρ	Sheet resistance	$\Omega$ /square
S	Second	second
S	MOSFET subthreshold slope	V/decade
$t_{ox}$	Oxide thickness	cm
Т	Absolute temperature	Κ
V	Voltage	V
$V_{bs}$	MOSFET substrate voltage	V
$V_{ds}$	MOSFET drain voltage	V
$V_{dd}$	Power supply voltage	V
V <sub>dsat</sub>	MOSFET drain saturation voltage	V
$V_{gs}$	MOSFET gate voltage	V
$V_T$	Threshold voltage	V
W	MOSFET width	cm

## Abbreviation Description

APD	Automatic power down
ASIC	Application-specific integrated circuit
ATD	Address transition detector
CAD	Computer-aided design
CERN	The European Organization for Nuclear Research
CMOS	Complementary metal-oxide-semiconductor
COTS	Commercial-off-the-shelf
CPU	Central processing unit
CSR	Centre for Subatomic Research
DDWL	Dynamic divided word line
DEAC	Error detection and correction
DICE	The dual interlocked storage cell
DRAM	Dynamic random access memory

DUT	Device under test
ELT	Enclosed-gate layout transistor
EMP	Electromagnetic pulse
FPGA	Field programmable gate array
IC	Integrated circuit
LET	Linear energy transfer
LHC	The large hadron collider
LOCOS	Local oxidation of silicon
MBU	Multiple bit upset
MOS	Metal-oxide-semiconductor
MOSFET	Metal-oxide-semiconductor field effect transistor
NMOS	N-channel metal-oxide-semiconductor
PMOS	P-channel metal-oxide-semiconductor
SCR	Silicon-controlled rectifier
SEBO	Single-event burn out
SEE	Single-event effect
SEFI	Single-event functional interrupt
SEL	Single-event latch-up
SEU	Single-event upset
SEGR	Single-event gate rupture
SHE	Single hard error
SOI	Silicon on insulator
SOS	Silicon on sapphire
SRAM	Static random access memory
STI	Shallow-trench isolation
TID	Total ionizing dose effect
TSMC	Taiwan semiconductor manufacturing company
VLSI	Very large-scale integration

## Introduction

Almost forty years ago, the effects of radiation on semiconductor devices were observed when the first satellite experienced serious problems caused by the high energy particles present in the Van Allen belts. Since then, the space and military communities have made efforts to study these effects on semiconductors. Currently, the interest in studying the circuits which can work in a radiation environment is increasing, driven by all the possible applications of this kind of technology, such as space missions, satellites, advanced weaponry, instrumentation for nuclear power plants and high-energy physics experiments. With the evolution of very large-scale integration (VLSI) technologies, the minimum feature size of a transistor is becoming smaller and smaller; at the same time, scientists have become aware that the radiation effects caused mainly by neutrons can no longer be ignored in VLSI devices even at ground level. These radiation environments will be discussed in chapter one.

Custom-designed radiation tolerant and hard technologies<sup>1</sup> have been developed by space and military communities, which have been dealing with these issues for many years, providing foundry-oriented solutions. The disadvantages of these solutions are that they are expensive, difficult to access and normally several generations behind current commercial technologies.

The part of MOS (metal-oxide-semiconductor) transistors that is the most sensitive to ionizing radiation effects is the gate oxide, as will be seen in chapter two. The charges induced by ionizing radiation are trapped in the oxide, which prohibits the traditional thick-oxide commercial technologies from being used in radiation environments. One way to reduce the effects of ionizing radiation in the gate oxide is to reduce its thickness, which is fortunately a natural trend in modern technologies. The market of computer memories, microprocessors and, in general, digital integrated circuits has driven a very fast technological evolution in the past 20 years which has led to today's deep submicron

<sup>&</sup>lt;sup>1</sup> Radiation hard normally refers to a higher level of radiation hardness than radiation tolerant [CER].

technologies with less than 5 nm gate oxide thickness. The inherent radiation tolerance of the gate oxide of modern commercial CMOS (Complementary MOS) technologies suggests the possibility of using them in a radiation environment without introducing or modifying any particular process step. This will be seen in chapter 3. Radiation hardening a technology by introducing special processing steps is generally not a convenient way to proceed, since the foundries would not modify their processes for a small market without raising prices considerably.

There are some other possible problems besides the gate oxide when irradiating an integrated circuit made in a standard deep submicron technology. The scaling down of CMOS technologies also brings some detrimental effects. It is necessary to adapt the layout and the architecture of the circuits and of the system to solve these problems. A specially shaped transistor called enclosed-gate layout transistors (ELTs, also called enclosed-gate transistors) as well as guard rings are introduced, as will be seen in chapter 4.

The European Organization for Nuclear Research (CERN) started to investigate the possibility of using a commercial CMOS technology to integrate the circuits to be used in the detectors of high-energy physics experiments. They studied MOS devices fabricated using 0.7  $\mu$ m, 0.5  $\mu$ m, and 0.25  $\mu$ m technologies. Some layout techniques were also studied to increase their radiation tolerance. The results were very promising, as has been reported in the RD49 project Status Reports [RD49a, RD49b]. The successful results allowed the design of integrated circuits, which could withstand total doses of 300 kGy(SiO<sub>2</sub>) and beyond [Cam99, Jar99, Sno00].

With CMOS technologies scaling down, 0.18  $\mu$ m and 0.13  $\mu$ m CMOS processes have become the main-stream technologies used in commercial products. The radiation hardness perspectives for design of analog detector readout circuits in the 0.18  $\mu$ m CMOS technology have been investigated by some researchers [Man02]. It shows that the increase of the leakage component in the NMOS drain-source current may affect the behavior of devices used for logic or switching functions in radiation environments.

Some layout techniques (ELTs and guard rings) have to be used to cure it. However, the characteristics of enclosed-gate layout transistors in radiation environments have not been studied thoroughly yet, and this prohibits them from being used in radiation tolerant applications. For example, the use of these short channel transistors in analog sections requires knowledge of parameters such as transconductance and noise, which may differ considerably from the theoretical predictions valid for long-channel devices. The radiation tolerance of these analog parameters is also an important issue in electronic circuits for detectors in high-energy physics. A 0.18 µm CMOS technology is used in this thesis. This thesis reports the work done in the development of a radiation tolerant layout approach. A model to calculate the aspect ratio of enclosed-gate layout transistors is introduced and verified. The transistor parameters are extracted, before and after irradiation to study the radiation hardness of the technology. Some techniques used to prevent single-event upset in a SRAM are also evaluated using the technology. A digital library with enclosed-gate transistors has been developed and a SRAM test chip has been designed and fabricated with this library. Techniques to design radiation-hard SRAM cells are also introduced and evaluated. These approaches, which are used to make them radiation tolerant, have a general validity. For example, they could be used to radiation harden circuits for space, military and other radiation applications, besides high-energy physics experiments. A description of the contents of the thesis, chapter by chapter, follows:

- Chapter 1: This chapter introduces the different radiation environments, which have radiation effects on semiconductor devices. These include the space environment, the ground level environment, the nuclear reactors environment, the radiation processing environment, the weapons environment and high-energy physics experiments.
- Chapter 2: This is an introductory section describing the radiation effects on semiconductors. There are two major effects on MOSFETs, namely total ionizing dose effects (TID) and single-event effects (SEE). The physical origin of the MOS transistor parameters degradation induced by the total radiation dose is

discussed, together with the single-event effects. MOS devices are not sensitive to displacement damage, so no detailed information is given for this effect. This chapter is fundamental to understanding the rest of thesis.

- Chapter 3: The first part of this chapter introduces the scaling laws of CMOS technologies. Both beneficial and detrimental radiation effects of the technology scaling are presented.
- Chapter 4: Different levels of radiation-hardening techniques are discussed in this chapter. Traditionally, radiation hardening is achieved by using radiation-hard foundries, which are generally used for space and military purposes. However, radiation hardening can also be achieved by using design techniques. At the transistor level, there are enclosed-gate transistors and guard rings. At the circuit and system levels, there are also various design techniques, which are introduced in this chapter.
- Chapter 5: ELTs are devices with an enclosed-gate geometry, with the drain and source contacts inside and outside, separated by a gate ring. They are used to prevent post-irradiation leakage currents between drain and source inside the NMOS transistors. In this chapter the work done on the modeling of these nonstandard geometry devices is described.
- Chapter 6: Total dose effects on ELTs are thoroughly studied. The radiation hardness of MOSFETs in the technology with gate oxide thickness of 4.3 nm and with an enclosed gate and guard ring layout has been evaluated based on its electrical characteristics. Some important parameters have been measured or extracted in this chapter.
- Chapter 7: Noise is an important parameter in analog CMOS circuits. Radiation may affect the noise behavior of the devices. It is mandatory to evaluate the noise

performance of standard and ELT transistors before and after radiation in order to use them in analog circuits.

- Chapter 8: A digital library is developed with ELTs and guard rings. A configurable SRAM architecture is introduced aimed at radiation-hard ASIC designs. Some low-power techniques have been adopted. A 1k × 9bit SRAM test chip has been designed and fabricated with the technology.
- Chapter 9: Single-event upset in memories is studied in this chapter. Several approaches to radiation hardened SRAM cells are introduced and evaluated using the technology.
- Conclusions: This final chapter lays out the conclusions that can be drawn from this work. The main results and their significance are discussed, together with their possible applications in radiation environments.

## **Chapter 1** Introduction to Radiation Environments

In this section, a brief overview of the various environments likely to have a degrading effect on electronic devices and systems is presented. It includes space, ground level, nuclear reactors, radiation processing, weapons and high-energy physics experiments.

## 1.1 The space environment

The space radiation environment is composed of a variety of energetic particles with energies ranging from keV to GeV and beyond. These particles are either trapped by the Earth's magnetic field or are passing through the solar system. The main elements of the radiation environment are: the radiation belts, cosmic rays, and solar flares.

- The radiation belts. This consists of many different types of energetic charged particles trapped in the Earth's magnetic field, forming the radiation belts. It consists mainly of electrons of energy up to a few MeV and protons up to several hundred MeV.
- Cosmic rays. These are low fluxes of energetic heavy ions extending to energies beyond TeV and including all ions in the periodic table. There are three sources of cosmic rays: galactic, solar and terrestrial. Galactic cosmic rays are 'primary' cosmic rays which originate outside the solar system but are associated with the galaxy and provide a continuous low-flux component of the radiation environment. They are comprised of about 85 per cent protons, 14 per cent alpha particles and 1 per cent heavier nuclei with energies extending to 1 GeV. Solar cosmic rays not only produce an intensive burst of both UV and X-rays, but also accelerate solar material to high velocities. These solar particles are similar to galactic cosmic rays but, due to their different origin, are not identical in composition. The primary cosmic radiation which penetrates the Earth's atmosphere is rapidly transformed by interactions which produce a cascade of secondary radiation. These cascades take place in the main body

of the atmosphere and the secondary particles produced are the principal components of cosmic radiation at the Earth's surface, which are called terrestrial cosmic rays.

 Solar flares. Protons from solar flare, together with electrons and alpha particles in smaller quantities, are emitted by the sun in bursts during solar storms. Their fluxes, besides being intermittent, vary overall with the solar cycle.

In addition, space is pervaded by a plasma of electrons and protons with energies up to about 100 keV. Within the trapped radiation belts, these particles merely represent the low-energy extremes of the trapped electron and proton populations. In the outer zones of the magnetosphere and in interplanetary space, these particles are associated with the solar wind, and considerable fluxes will be encountered at very high altitudes. The lowenergy particles are easily stopped by very thin layers of material and hence only the outer-most surfaces such as thermal control material and solar cell cover slips are affected. The low-energy plasma can cause spacecraft charging and the internal electronics may be affected by this charging and subsequent discharging.

The electronics in space experiences two types of radiation effects: one is caused by the accumulation of ionization over a period of time, which eventually leads to performance degradation and/or functional failure. The other one is due to a single high-energy particle as it strikes the sensitive nodes (or sensitive volumes) within the electronic device. It is primarily the results of currents generated as an energetic particle passes through circuit elements (the radiation effects on electronics are fully explained in next chapter). This type of effect is the main problem that needs to be addressed by the space community. There are two approaches for choosing the electronics in radiation environments: the first one uses qualified radiation-hard electronics; the second one uses commercial electronics, the so-called radiation tolerant electronics, which has to be evaluated by the customer.

In conclusion, the space environment has a very wide range of radiation levels depending on the type of space missions. The electronics in each mission will endure different doses of radiation introduced by various fluxes of particles.

### 1.2 The ground level

The radiation effects on VLSI at ground level were first reported by T. May and M. Woods [May78], in discovering errors in RAM chips due to upsets caused by the alpha particles released by the contaminants within the chip packaging material. Chip vendors managed to find some specific solutions to reduce them to tolerable levels, mainly by reducing the alpha particle flux emitted by packaging and processing materials [Has92].

On the other hand, cosmic rays also exit on the ground, even if their intensity and energy are reduced compared to those of in the space. The secondary particles produced by cosmic rays are primarily neutrons. The others include protons and pions. The atmospheric neutrons are believed to be the major cause of the upsets occurring in VLSI [Eng96, Zie96]. The neutron environment at ground level can be defined in terms of the models for the atmospheric neutron flux at higher altitudes which are mainly based on neutrons in the energy range of greater than 1 MeV and less than 10 MeV. It is shown by a number of studies that the shape of the energy spectrum of the atmospheric neutron flux does not change with altitude or latitude, even through its absolute magnitude does vary with location and altitude around the Earth. Some data [Nor93] shows that 10-100 MeV flux of neutrons falls off approximately linearly with altitude. Very few measurements of the neutron spectrum at ground level have been made. However, one set of most recent terrestrial spectral measurements [Nak87, Hew78] shows that the ground spectrum is roughly 1/300 of that at 40,000 ft. An upset rate in the range of  $1-2 \times 10^{-12}$  upset/bit-hour was shown to be representative of the rate that most SRAMs and DRAMs in actual field applications are experiencing [Eng96]. The impact due to the upsets caused by the neutrons, include: improving the reliability of large computer system; applying error mitigation techniques to RAMs used in biomedical, commercial, and industrial products, etc.

### 1.3 The nuclear reactor environment

Three levels of radiation severity need to be considered for nuclear fission power plants: within the reactor core and cavity, in the containment, in the containment under accident conditions.

The major radiation sources in the reactor environment are neutrons and gamma rays (Kak86). The most important environment for equipment and components is 'in containment' and, while the gamma dose rate and neutron flux are moderate, the requirement for 40 years operating life results in significant accumulated levels. Safety equipment is required to operate at the end of a specified lifetime. Such equipment must also operate during and after a radioactive accident. Other stress factors must be taken into account in conjunction with radiation effects in order to arrive at a true estimate of the life expectancy and to define adequate qualification tests.

## 1.4 The radiation processing environment

Radiation processing is a branch of radiation technology, which involves the deliberate introduction of radiation damage into materials for beneficial purposes. The aspect of radiation processing which has caught the attention of the public in recent years concerns the irradiation of food products in order to eradicate harmful organisms and extend shelf-time. This is a small part of what is now becoming a major application in industry. Examples include the following:

- Modern consumer-oriented society generates a large amount of waste, and radiation processing is a potential solution for many of the problems involved in waste treatment and the cleansing of water supplies.
- Radiation processing is used in the medical field for the sterilization of a number of products such as dressings, hypodermic needles, and catheters.

- Industrial applications are increasing, particularly in the field of materials modification. The polymer industry uses radiation for the cross-linking of polymers to produce durable insulation for wires and cables particularly for submarine use. Current investigations center around polymer grafting, with particular reference to the controlled delivery of drugs.
- The semiconductor industry is beginning to use radiation processing for the modification of starting materials, particularly silicon.
- Many developing nations benefit from radiation processing. The economy of such nations frequently depends on a single perishable crop. Radiation processing is used to delay ripening and extend the period during which the scopes may be brought to the market-place.

A wide range of radiation sources is used in the processing industry, such as gamma sources, electron accelerators, etc. For further reading, see the bi-annual proceedings of the International Radiation Processing Symposium (RPC 1990).

## 1.5 The weapons environment

A nuclear weapon based on fission is constructed with a configuration of fissionable material slightly below the critical point. A nuclear detonation is triggered when the configuration is made supercritical. This may be achieved either by driving two pieces of subcritical material together or by imploding a spherical shell of material.

The energy associated with a nuclear weapon requires a special classification scheme. Nuclear yields are expressed in equivalent kilotons (kt) or megatons (Mt) of TNT explosive. 1 kt TNT generates  $10^{12}$  cal, which should be compared with the requirement of only 56 g of U-235 to release the same amount of energy. In less than 1 µs the detonation energy of a weapon has escaped into an air mass many hundreds of times larger than the mass of the device itself.

The energy from the weapon is transferred by four mechanisms: thermal (fire ball), blast, nuclear radiation, and electromagnetic pulse (EMP).

The thermal and blast components are independent of the weapon construction; the radiation and the EMP component are determined by the weapon construction and materials and are independent of the external environment. The energy partition of a typical weapon detonated in the atmosphere is:

- Blast/shock
   50 per cent
- Thermal radiation 35 per cent
- Delayed nuclear radiation 10 per cent
- Prompt nuclear radiation
   5 per cent

The time division between prompt and delayed radiation is taken as 1 minute.

The radiation consists of neutrons, X-rays, gamma rays, alpha particles, electrons and secondary particles. Some 90 percent of the neutrons generated by the fission-fusion reactions are absorbed within the bomb case. Neutron fluence is roughly proportional to yield.

The gamma rays originate from two principal sources:

- Prompt gammas generated in the first few milliseconds which come from a nucleus excited by capturing a neutron and then falling back to ground state;
- Delayed gammas generated by the decay of radioactive fission fragments.

The gamma spectrum extends to 12 MeV with most of the fluence in the range up to 0.75 MeV. As with neutrons, the gammas undergo geometrical attenuation as well as exponential attenuation in materials. The gamma dose can be enhanced by the lowered density of the air during the blast.

### 1.6 High-energy physics accelerators

Current high-energy physics research is carried out with beams of electrons or protons having very high energies, often operated so that the two beams collide and produce short-lived particles of interest in determining subatomic structure. For example, the Large Hadron Collider (LHC) under construction at CERN in Geneva is a circular accelerator and consists of two adjacent 26.7 km rings in which two proton beams run in opposite directions. The proton beams will collide in four points along the circumference at a centre of mass energy of 14 TeV. Many magnets and RF power sources are used to guide and accelerate the beam, and the target areas are surrounded by very large arrays of radiation detectors of the most advanced type, including high-speed, ultra-sensitive electronic detection circuitry.

At high luminosity the proton-proton collisions at the LHC will produce an extremely hostile radiation environment. Many simulations have been performed in order to obtain realistic expectations. The total dose contribution is mainly due to the primary flux of particles coming from the interaction region. The secondary radiation that escapes from the accelerator tube consists mainly of photons and neutrons of high energy. The dose rates are of the order of  $10^5$  Gy(SiO<sub>2</sub>) per year. The consequences for some parts and materials to withstand  $10^6$  Gy(SiO<sub>2</sub>) opens up a new range of requirements generally higher than those needed in space radiation or the military environments.

## **Chapter 2** Introduction to Radiation Effects on MOS Devices and ICs

The interaction of radiation with matter is a very broad and complex topic. In this chapter, the basic mechanisms of radiation effects on MOS devices are described, with the aim of explaining the important aspects which are essential for a physical comprehension of the degradation observed in MOS devices and circuits when they are irradiated. In section 2.1, the interaction between particles and matter in radiation environment is explained. Total dose effects in the MOSFET materials are listed in section 2.2 and the consequence degradation of electrical parameters are presented in section 2.3. The single-event effects are described in section 2.4.

## 2.1 Interactions between radiation particles and matter

Particles can be divided into two groups for simplicity: charged particles and neutral particles. The principal characteristic of charged particles is that they interact mainly through Coulomb interactions with the electronic clouds of the target atoms. The charged particles of interest are protons, heavy ions and electrons. The uncharged particles are mainly neutrons and photons.

Protons give origin to the following phenomena:

- Coulomb interaction, which can induce ionization or atomic excitation (the latter for protons energy less than 100 keV);
- Collisions with the nuclei, which can cause their excitation or displacement;
- Nuclear reaction, which can occur for protons energies higher than about 10 MeV.

Heavy ions give origin, qualitatively, to phenomena similar to those induced by protons.

Electrons, which can be present in the radiation environment or be produced by interaction of other particles with the material, can interact in two different manners, namely:

- Coulomb interaction, which can induce, as in the case of protons, ionization or atomic excitation;
- Scattering with the nuclei, which can cause their displacement if the energy of the incoming electron is high enough and if enough energy is transferred to the nucleus.

Neutrons and photons differ from the charged particles because they do not experience the Coulomb force. According to their energy level, neutrons are divided into slow (energy less than 1 eV), intermediate and fast (energy greater than 100 keV), and give origin to three different phenomena of interaction with the atomic nuclei:

- Nuclear reactions: the incident neutron is absorbed by the nucleus, which afterwards emits other particles (protons, alpha particles, gamma rays). It is possible that nuclear fission can occur;
- Elastic collisions: the incident neutron collides with the nucleus and continues its path. If the energy given to the nucleus is sufficient, displacement of the nucleus can occur and the displaced nucleus can in turn cause ionization or nuclear displacement;
- Inelastic collisions: the phenomenon is similar to the previous one, but in addition there is excitation of the nucleus, which afterwards decays, emitting gamma rays. The relative probability of these phenomena depends strongly on the neutron energy.

Slow neutrons give origin mainly to nuclear reactions or elastic collisions and fast neutrons mainly to elastic collisions. For very high energies the inelastic collisions dominate.

Photons interact with matter in the three different ways described below:

- Photoelectric effect, in which the incident photon ionizes the target atom and is completely absorbed. In addition, as the photoelectric electron is emitted, an electron in an outer orbit of the atom will fall into the spot vacated by the photoelectron, causing a low energy photoelectric photon to be emitted;
- Compton effect, in which an electron of the target atom is set free and a photon is emitted. The energy of the incident photon is divided between the two products of the interaction;

 Creation of electron-positron pairs. The incident photon is completely annihilated. This phenomenon never happens for energies of the incident photon less than 1.024 MeV. This value increases with decreasing atomic mass.

The probability of these three effects changes with the energy and also strongly depends on the atomic number of the target. The photons used in the radiation test of this work were X-rays with maximum energy of 320 keV.

The radiation effects of both charged and neutral particles on matter, can be grouped into two classes: ionization effects and nuclear displacement. These phenomena may be caused directly by the incident particle or from secondary particles produced by it, and represent the overwhelming majority of the events which happen in the irradiated matter. Neutrons mainly cause nuclear displacement, whereas photons and electrons are responsible for ionization effects.

Ionizing radiation may be defined as charged particles that possess enough energy to break atomic bonds in the absorbing material, thus creating electron-hole pairs. The number of pairs created is proportional to the energy deposited in the material, which is the total absorbed dose. These charged particles may include protons, electrons and atomic ions with energies greater than the material band gap. Ionizing radiation can cause two primary effects in microelectronics: total ionizing dose effects (TID) and single-event effects (SEE). Total ionizing dose effects are caused by the accumulation of ionization over a period of time, which eventually leads to performance degradation and/or functional failure in microelectronics. Single-event effects refer to ionizing effects due to a single high-energy particle as it strikes the sensitive nodes (or sensitive volume) within the electronic device. It is primarily the result of currents generated as an energetic particle passes through circuit elements.

Atomic displacement causes a neighboring interstitial atom and vacancy, which are called a Frenkel pair. In silicon dioxide at room temperature, 90 per cent of the pairs recombine within a minute after the end of irradiation. A main effect of the atomic displacement is the reduction of the lifetime of the minority carriers in the bulk. CMOS transistors are almost entirely insensitive to displacement damage, because their conduction is based on the flow of majority carriers below the SiO<sub>2</sub>-Si interface, a region that does not extend deep into the silicon bulk. To study displacement damage, neutrons sources are generally used.

## 2.2 Total dose effects

In this section, two sources that cause total ionizing dose effects are introduced: charge trapping in the silicon dioxide and at the Si-SiO<sub>2</sub> interface.

## 2.2.1 Charge trapping in silicon dioxide

MOS transistors are sensitive to ionization. The silicon dioxide is the sensitive part to the ionizing radiation as it traps charge induced by irradiation, which is shown in Figure 2.1. As ionizing particles pass through a MOS device, electron/hole pairs are generated (shown in Figure 2.1A). In the gate and the substrate the pairs quickly drift away because of the low resistance. On the other hand, electrons and holes have different behaviors in the oxide, which is an insulator. A fraction of the electron-hole pairs recombine immediately after being created. Mobile electrons move quickly through the oxide, but holes have a very low effective mobility in the oxides and are trapped in the gate oxide and field oxide (shown in Figure 2.1B). If the gate has a positive voltage, the holes move towards the SiO<sub>2</sub>-Si interface. Close to the interface, but still in the oxide, some of the holes may be trapped, building a fixed positive charge in the oxide (shown in Figure 2.1C).




Figure 2.1: Illustration of charge trapping in the gate oxide of a NMOS transistor.

When the radiation-induced holes have crossed of the oxide, they can be trapped close to the SiO<sub>2</sub>-Si interface. This phenomenon generally dominates over other radiation-induced phenomena, such as for example the trapping of electrons in silicon dioxide. As will be seen later, the trapping of holes in the oxide gives origin to a negative threshold voltage shift  $\Delta V_{ox}$  which is not sensitive to the surface potential in the silicon and which can stay for a period of time varying from milliseconds to years. The amount of trapped charge is proportional to the number of defects in the silicon dioxide. For this reason one of the important steps for the fabrication of radiation-hardened technologies is to improve and control the gate oxide quality.

These trapped holes give rise to a threshold voltage shift,  $\Delta V_{ox}$ , given by:

$$\Delta V_{ox} = -\frac{1}{C_{ox}} \int_{0}^{t_{ox}} \frac{x}{t_{ox}} \rho(x) dx = -\left(\frac{q}{\varepsilon_{ox}}\right) t_{ox} \Delta N_{ot}, \qquad (2.1)$$

where q is the electron charge,  $C_{ox} = \varepsilon_{ox}/t_{ox}$  is the oxide capacitance,  $\varepsilon_{ox}$  is the dielectric constant of SiO<sub>2</sub> and  $t_{ox}$  is the thickness of the oxide,  $\rho(x)$  is the spatial distribution of the oxide charge density, and  $\Delta N_{ot}$  is the trapped charge density referred to the SiO<sub>2</sub>-Si interface.

Trapped holes can be removed (or neutralized by compensating electron trapping) either by thermal annealing or by tunneling of electrons from the silicon substrate (or gate). Complete thermal annealing often requires temperatures of up to 300°C or so [Dre98]. The distribution of energies inside the SiO<sub>2</sub> band gap for the trapped holes is quite similar for thermally grown oxides fabricated by a wide variety of process (dry, wet, soft, hard, etc.). The shallower the trap level, the lower the temperature required to annihilate the trap (lower thermal activation energy).

Tunnel annealing can be used to explain the roughly linear with logarithmic time dependence often observed for the removal of trapped holes at moderate temperatures. This type of annealing can only affect those holes trapped within approximately 4-5 nm of the substrate or gate electrode, because of the rapid decrease in tunneling probability with distance. However, this also means that significant neutralization of the trapped holes could occur via tunnel annealing in a relatively short time interval, for thin oxide (less than 10 nm).

## 2.2.2 Charge trapping at the SiO<sub>2</sub>-Si interface

Another effect of radiation on CMOS devices is the increase by several orders of magnitude of the trapped hole density at the SiO<sub>2</sub>-Si interface. This phenomenon has been studied for many years and several models have been introduced. Experiments indicate that both for NMOS and PMOS transistors the threshold voltage increases ( $\Delta V_{it}$ , in absolute value) after irradiation due to the creation of new interface traps. It is strongly dependent on the processing steps of MOS devices, and there is generally not significant annealing of the generated traps at room temperature.

## 2.3 Radiation effects on the electrical parameters of a MOS transistor

In this section, the consequence degradation of electrical parameters caused by radiation effects is discussed. To be specific, these parameters are threshold voltage, subthreshold slope, leakage current, mobility, transconductance and noise.

#### 2.3.1 Threshold voltage shift

The threshold voltage of a MOS transistor changes when the device is irradiated. This change has two contributions,  $\Delta V_{ox}$  and  $\Delta V_{it}$ .

In a NMOS transistor, the trapped positive charge causes negative shifts of the threshold voltages. This is shown in Equation 2.1. This can easily be understood qualitatively: for an NMOS transistor, for example, the positive charge trapped in the oxide repels the holes in the channel. This means that to re-create the same inversion condition one will need to apply a less positive potential to the gate, i.e. the threshold voltage is higher. For a PMOS transistor, it is opposite to this.

The increasing trapped charge at the interface is a relatively slower phenomenon than the build-up of positive charge in the oxide. For this reason,  $V_{it}$  can change later than  $V_{ox}$ . This can also explain why the threshold voltage shift for NMOS transistors as a function of the total dose or the annealing time can be negative at the beginning and become positive at a later time (this effect is known as rebound). The slower temporal evolution of the radiation-induced interface states also plays an important role in the annealing of the irradiated circuits, since this will decrease  $V_{ox}$  but will probably increase  $V_{it}$  both for NMOS and for PMOS transistors, affecting in this way the bias conditions of the circuit.

The measured threshold voltage shift  $\Delta V_T$  is the sum of the two previously described contributions  $\Delta V_{ox}$  and  $\Delta V_{it}$ . To understand the behavior of both the trapped oxide charge and the interface traps it is interesting to separate the measured threshold voltage shift for the two contributions. There are several ways of doing this [Doy93, Var91, Gro84, Bru69]. Our preference, also due to its simplicity, is the method described by McWorther and Winokur [Mcw86], based on the variation of subthreshold slope before and after irradiation.

The  $\Delta V_{it}$  can be calculated from the subthreshold slope measurement [Mcw86],

$$\Delta V_{it} = \frac{\Delta Q_{it}}{C_{ox}} = \frac{q\Delta D_{it}\phi_B}{C_{ox}} = \Delta S \cdot \frac{q\phi_B}{\ln(10)k_BT} \quad , \tag{2.2}$$

where  $\Delta D_{it}$  is the variation of the interface state density, expressed in V<sup>-1</sup>cm<sup>-2</sup>. S and  $\phi_B$  can calculated by the following Equations,

$$S = \ln(10) \frac{K_B T}{q} \left( 1 + \frac{C_d + C_{it}}{C_{ox}} \right),$$
 (2.3)

$$\phi_B = \frac{\left(E_i - E_F\right)}{q} = \frac{K_B T}{q} \cdot \ln\left(\frac{N_D}{n_i}\right).$$
(2.4)

*S* is subthreshold swing, which is determined by the unit area capacitance of the oxide capacitance ( $C_{ox}$ ), interface trap capacitance ( $C_{it}$ ) and depletion-layer capacitance ( $C_d$ ). The typical value of *S* is 70-100 mV/decade. From the Equation 2.3, it is shown that *S* is rather insensitive to device parameters, except for a slight dependence on bulk doping concentration through  $C_d$  and  $C_{it}$ .  $\Delta S$  is the variation of the subthreshold swing.  $\phi_B$  is the bulk potential.  $N_D$  is the doping concentration and  $n_i$  is the silicon intrinsic carrier concentration, that is equal to  $1.45 \times 10^{10}$  cm<sup>-3</sup> at 300°K.

Measuring  $\Delta S$  and  $\Delta V_T$  one is then able to calculate the threshold voltage shift given by the interface trapped charges  $\Delta V_{it}$ , and also  $\Delta V_{ox}$ . This is very useful when one wants to have information on the quality of the oxide and of the oxide-silicon interface, and also if one wants to study the annealing of the holes trapped in the oxide and of the interface states.

### 2.3.2 Change of leakage current: subthreshold and parasitic currents

The "off-state" current in a NMOS transistor is defined as the current which flows from drain to source when  $V_{gs} = 0$ , and is also called "leakage current". Leakage current changes as subthreshold and parasitic currents change when an MOS transistor is irradiated.

The change in the subthreshold current is from two components. The first one is the change of the threshold voltage. The second is the radiation-induced decrease of the subthreshold slope. For NMOS transistors, its leakage current increases if the threshold voltage shift is negative.

In addition to the transistors drawn in Figure 2.2, parasitic CMOS transistors also occur during irradiation. In the past, local oxidation of silicon (LOCOS) has often been adopted for transistor isolation. Two parasitic paths are generated under the region called "bird's beak" or further way from the device, underneath the thick field oxide. In recent years, many commercial CMOS IC suppliers have replaced their LOCOS isolation with shallow-trench isolation (STI) for advanced submicron technologies to remove the lateral encroachment (no LOCOS bird's beak). However, the two parasitic paths still exist for STI, as illustrated in Figure 2.2. These parasitic elements cause leakage currents to flow around the edges of the drawn NMOS gate regions, from drain to source, between drain/source regions of adjacent NMOS transistors, and from n-channel drain/source regions to the n-well/n-substrate. This contribution to the total leakage current dominated over that one due to the subthreshold current in the deep submicron CMOS technologies [Ane99a, Sha98]. In chapter 6, the experiments done in this thesis also demonstrate this. The shift of subthreshold currents caused by irradiation is very limited, due to the very small value of  $\Delta V_T$ .




Figure 2.2: Illustration of the parasitic transistors that are in parallel to the main transistor and of the parasitic leakage paths in the shallow-trench isolation region or underneath the field oxide which connects the source and the drain.

# 2.3.3 Decrease of mobility and transconductance

Mobility degradation after irradiation is essentially related to the increase of the interface traps, since the conduction in an MOS transistor is due to the carrier motion close to the SiO<sub>2</sub>-Si interface. The mobility trend as a function of the increase of the traps can be expressed by the following empirical formula [Sex85],

$$\mu = \frac{\mu_0}{1 + \alpha \cdot \Delta N_{it}},\tag{2.5}$$

where  $\mu_0$  is the pre-irradiation mobility,  $\Delta N_{it}$  is the increase of the interface traps and  $\alpha$  is a parameter whose value depends on the technology. The degradation of the mobility gives origin to degradation in the transconductance, which is proportional to  $\mu$  in the linear region and to  $\mu^{1/2}$  in saturation. This decreases the driving capability of the device.

## 2.3.4 Noise increase

The noise characteristics of the MOSFET determine the lowest achievable circuit noise. After irradiation, one observes an increase in the white noise (the frequency independent component) and the 1/f (flicker) noise. The cutoff frequency (i.e. the frequency at which the two components are equal) moves towards higher values. There effects are due to the increase of the concentrations of the interface traps and the traps in the oxide near the interface.

# 2.4 Single-event effects

The passage of a single particle through a CMOS device can create a high-density ionization track, which results in charge collection in a localized region of the circuit. The upsets caused by single-event effects (SEE) can be divided into two categories, soft upsets and hard upsets. The following gives a brief description of SEE. A more in-depth analysis of SEE can be found in [Bea95].

#### 2.4.1 Soft upsets

A soft upset occurs when a transient pulse or bit-flip in the device causes an upset detectable at the device output. Soft upsets are entirely device specific, and are best categorized by their impact on the device.

#### 2.4.1.1 Single-event upset

A single-event upset (SEU) [Die82] occurs when the charge transferred as a result of the generated short pulse of currents is of sufficient magnitude to alter the logic state of a

sensitive node. A sensitive node is a node that can collect charge on it when hit by a particle. A single charged particle can traverse through a transistor's reverse-biased p-n junction and create an ionizing path along its line of trajectory. Figure 2.3, shows the effect of an alpha particle striking a node in an array of circuit nodes, with the dashed curve representing the expected charge collection through the diffusion mechanism [Sro82]. However, the electric field across the junction is distorted along the ionizing path (this is called funneling) [Mcl82], which increases the electric field's ability to attract the charge to one of the nodes. Taking the funneling phenomenon into consideration, more charge would be collected at the stuck node and less at the surrounding nodes. If the charge collected at the node were within the indicated range, an upset would occur. The minimum charge, which must be deposited in a device to cause an upset, is called the Critical Charge.

An upset node may further cause the alteration of the contents of circuit memory elements or alter the operation of the circuit in such a way as to cause an upset in the logic function. In the case of a static RAM cell (SRAM), which is made of two inverters in which the output of each inverter is connected to the input of the other one, the sensitive nodes are the transistors' drains. This kind of problem is of special concern in digital circuits and can be eliminated by rewriting the information lost in the case of a memory or repeating the algorithm being executed in the case of a CPU. The number of soft upsets is normally specified in upsets/bit-day. If the upset rate is too high this can lead to a significative reduction in the circuit performance.

A SRAM stores information in a latch. For an SEU to occur, the induced perturbation must exceed the charge restoration capability of the cross-coupled inverter. By a similar argument, the cell can be hardened against SEU by protecting the charge at one inverter's gate. For CMOS SRAMs that have very low static power consumption, the critical charge provides a valid measure of SEU susceptibility. The duration of the charge collection from a SEU is short compared to the write time of the SRAM cell.




Figure 2.3: Illustration of charge collection profiles for a target node from the diffusion and combination of diffusion with funneling effects. The charge collection curves are in time scale; the circuit node array and particle track are shown in a cross-section diagram.

In general, SRAMs radiation-hardened for both total dose and SEU are preferred for critical space and high energy physics applications.

## 2.4.1.2 Single-event functional interrupt

Single-event functional interrupt (SEFI) can be thought of as a special case of SEU. In complex memories, the memory cells and the peripheral circuits of a memory are connected to other circuits. If an energetic particle strikes one of these circuits, the upset will influence the functioning of the whole circuit.

# 2.4.1.3 Multiple-bit upset

Multiple-bit upset (MBU) is analogous to the SEU, but more than one node is affected at the same time. There are three different kinds of upsets; the first two are caused by a single particle, the third by two independent particles. In the first case a single particle strikes the integrated circuit nearly right angle of the surface, crossing in this way the sensitive volume of more adjacent devices at the same time. In the second case the particle strikes the node almost perpendicularly but deposits enough energy to be able to change the information contained in more than one sensitive node. As the feature size is reduced, MBU will be more and more common in VLSI circuits. In the third case two particles hit two nodes simultaneously, modifying their states and, in some cases, also in other devices.

# 2.4.2 Hard upsets

Hard upsets can be physically destructive to the device and cause permanent functional errors.

# 2.4.2.1 Single-event latch-up

For CMOS circuits containing both NMOS and PMOS transistors on a silicon substrate, parasitic bipolar p-n-p-n devices exist and forms a silicon-controlled rectifier (SCR) structure, which under normal conditions is in its "off" (i.e. high-impedance) state. If a radiation induced current produces sufficient bias to turn on one of the parasitic base-emitter junctions, the SCR can be triggered, producing a low-impedance path between the

power supply and ground rails. If the product of the effective current gain of the parasitic p-n-p and n-p-n devices is greater than unity, then a self-sustaining SCR high current mode is trigged. This condition is known as single-event latch-up (SEL) [Joh96, Mul86 (p. 458)]. The SEL phenomenon is similar to the electro-static discharge induced latch-up protected against in typical CMOS I/O structures, however in an ionizing radiation environment, a particle can strike anywhere in the circuit so merely protecting the I/O circuitry is not sufficient. SEL is a potentially destructive condition. During a traditional or destructive SEL, the device current exceeds the maximum specified for the device. Unless power is removed, the device will eventually be destroyed.

## 2.4.2.2 Single hard error

If a particle crosses the gate oxide layer of an MOS transistor, it may deposit a sufficiently large total dose to induce a threshold voltage shift, which results in a failure of the device [Duf92]. This phenomenon is called single hard error (SHE). SHE causes a permanent change to the operation of the device. A common example would be a stuck bit in a memory device. Like SEUs, this is also device dependent. For example, in a DRAM cell, the subthreshold current of the pass transistors can become high enough to conduct the charge on the storage capacitor to the word line all the time, and no information can be stored in the cell.

## 2.4.2.3 Single-event gate rupture

Single-event gate rupture (SEGR) [All94, Whe94] is an irreversible event that consists of the destruction of the gate oxide by an ionizing particle. This problem is especially important in the situation where there is a high electric field on the gate oxide, as for example during the writing or erasing phase of EEPROM (Electrically Erasable Programmable Read-only Memory) or in power MOSFET devices.

Single-event burn out (SEBO) [Hoh87] is present in power MOSFET's and bipolar transistors, since these devices contain a parasitic bipolar transistor. In some biasing conditions it is possible that an ionizing particle turns on the bipolar transistor, and if this is able to conduct enough current the locally power can be high enough to melt the entire transistor.

# 2.5 Summary

There are three primary types of radiation effects:

- Total dose effects results from the interaction of ionizing radiation with silicon oxide, generating charge or charged centers which change device properties. These effects depend upon the total ionizing energy absorbed in the material (the total dose);
- Single-event effects results from the interaction of a single energetic particle passing through a device. Historically these effects have been associated with the high density charge track created by the particle;
- Displacement damage effects results from the displacement or dislodging of atoms from their normal sites in a crystal lattice or material structure due to the nuclear interaction of energetic particles. These interactions create defect sites in the material. MOSFETs are not sensitive to this type of effects, as a MOSFET is using majority carriers instead of minority ones, which are effected by displacement damage effects.

# Chapter 3 Deep Submicron CMOS Technologies for Radiation Applications

CMOS technologies are scaling down rapidly. For the current technologies, the minimum feature size is below a micrometer. Normally, the technologies with feature size less than 0.5  $\mu$ m are referred to as deep submicron technologies. The first part of this chapter introduces the scaling laws of CMOS technologies. The scaling of CMOS technologies brings some beneficial and detrimental effects to integrated circuits in a radiation environment.

# 3.1 Technology scaling

Since the production of the single planar transistor in 1959 the density for ICs has grown exponentially, as was foreseen in 1965 by Gordon E. Moore. A practical example of how Moore's law works is seen from the early seventies up to now in Figure 3.1. This scaling process which happened in the past is expected to continue in the near future and indications on the future trends can be found in [SIA99]. The most interesting scaling features are reported in Figure 3.2. Projections show that in the year 2014 CMOS transistors will have 35 nm gate length and supply voltage of 0.3 V will be used. There will be more than 4 billion transistors in a digital IC which could operate at frequencies above 3 GHz. This evolution will influence the intrinsic radiation tolerance of commercial CMOS technologies. The principle used when a CMOS process is scaled down [Tsi99 (pp.290-296)] is reviewed, so that one may have a better understanding of the physical phenomena behind these trends.




Figure 3.1: The plot shows how scaling density and speed vary with time (i.e. decreasing the minimum feature size). The data are taken from [Cit99]. The left side of Y-axis indicates the number of transistors on a chip; the right side of Y-axis is the minimum gate length of transistors.




Figure 3.2: Technology trends foreseen for the next 10 years. The data are taken from [Ane99a]. The line with the round markers refers to the right axes (logarithmic scale), the others to the left axes (linear scale).

The aim of scaling is to reduce the device dimensions without introducing effects which degrade the operation of the device. Several scaling procedures have been proposed in the past [Den74, Yh79, Bre80, Cha80, Elm82, VLS82, Kin83, Rei83, Shi83b, Bac84, Pfi85, Cri99]. Some of these procedures and their associated problems are given below.

• **Constant field scaling procedure** [Den74, Dav95]. In this procedure, the device and its depletion region are a scaled down version of a large device. All the physical dimensions are divided by a factor. The voltages are also divided by the same factor. The electric field in the scaled devices is similar to those of the larger ones. In this way, it gives a real improvement in the performance without changing the electric field and the power dissipation per unit area. But it also presents some problems. The major problems are related to the scaling of the power supply voltage and to the fact

that the weak inversion slope does not scale down properly, which means that the subthreshold current is higher than it is supposed to be. In practice, the threshold voltage cannot be scaled by the same factor, to avoid too high off-state weak inversion currents.

• **Constant voltage scaling.** In this approach, the transistor's width, length and doping concentration are scaled as before, but the voltages do not change. In this way, it is easier for the compatibility between different logic families. If the oxide thickness is also scaled by the same factor, the electric field in the oxide would be too high, causing some serious problems. For this reason, the oxide thickness is scaled less drastically [Cha80].

The above two scaling methods are somewhat extreme. Some intermediate approaches have been proposed, such as quasi-constant scaling and the generalized scaling [Bac84]. In quasi-constant scaling, the geometric dimensions and the substrate doping are scaled as in the constant field scaling but the voltages are scaled less drastically. But it creates a problem since the depletion region does not scale as the other geometrical dimensions. This problem is overcome in the generalized scaling where the doping concentration is scaled so as to have the right depletion region width.

# 3.2 Beneficial radiation effects of the technology scaling

### 3.2.1 Total dose tolerance

The scaling of a CMOS technology reduces the thickness of the gate oxide. This improves the radiation tolerance of the gate oxide, since the effects due to the holes trapped in the oxide and to the radiation-induced interface states decreases as the square of the gate oxide thickness for oxides thicker than 10 nm, and even faster for thinner oxides. The thin gate oxide of a deep submicron CMOS transistor is intrinsically more radiation toleration than thicker oxides. The threshold voltage shift, the degradation of the mobility and the change in transconductance are very small even after doses of several hundred of kGy(SiO<sub>2</sub>) [Jar99, Sno00]. Figure 3.3 shows the threshold voltage variation

per 10 kGy (SiO<sub>2</sub>) dose as a function of oxide thickness, which have been taken from [Ane99]. This plot shows how scaling dramatically improved the intrinsic radiation tolerance of the gate oxides. The plot also shows that the improvement from the 0.7  $\mu$ m technology to the 0.25  $\mu$ m technology is almost of two orders of magnitude. This is mainly due to the hot carrier effect, which recombines the trapped charges in oxide and oxide-silicon interface within approximately 4-5 nm. The work done in this thesis (chapter 6) shows that the threshold voltage variation per dose is less than 5 mV/10 kGy(SiO<sub>2</sub>) for the 0.18  $\mu$ m CMOS technology.

Other none-radiation beneficial effects of scaling are a general improvement of the technology performance, for example, speed, area, and power consumption.

#### 3.2.2 Single-event latch-up

As introduced in the previous section, a latch-up is a high current path between power and ground triggered by a parasitic regenerative structure. After the triggering process, external circuit conditions must allow the regenerative condition to be sustained. Scaling introduced some changes in the device structure which help in preventing SEL [Joh96]. These modifications are epitaxial layers, trench isolation and retrograde wells, which together with the reduction of the power supply voltage, help in reducing the risk that parasitic thyristors are turned on by an ionizing particle.




Figure 3.3: Threshold voltage variation per 10 kGy(SiO<sub>2</sub>) dose as a function of the oxide thickness. Some of the data are taken from [Ane99].

# 3.3 Detrimental radiation effects of the technology scaling

Scaling also has some detrimental effects both on the radiation tolerance and on the circuit architectures. Deep submicron technologies are generally more sensitive to SEU than older technologies. The impact of SEU on the memories, because of their shrinking dimensions and increasing densities, has become a significant reliability concern. As the devices are scaled down, the charge stored on the nodes decreases since both the

capacitances and the power supply decreases, making it easier to upset a memory cell. This means that the critical charge to upset a logic value becomes smaller and smaller. Figure 3.4 shows a plot of SEU critical charge ( $Q_c$ ) versus feature size (L) for a broad range of technologies [Pet]. This curve shows a lack of dependence on the device technology, and seems to follow the  $L^2$  scaling rule.

Other problems with scaling are related to the decrease in the power supply voltage. The threshold voltages do not decrease proportionally to it and therefore the available voltage swing decreases. Finally, carrier velocity saturation and the strong field of the gate will limit the benefit one can obtain from decreasing the transistor gate length [Mul86 (pp.28-36)].




Figure 3.4: SEU critical charge versus feature size for various technologies. The data are taken from [Pet].

# **Chapter 4 Radiation-Hardening Techniques**

The radiation hardness of circuits is influenced by a number of factors, both process- and design-related. CMOS is the preferred technology used in the fabrication of radiation-hardened circuits because of its lower power and high noise margin features. In section 4.1, process-related hardening techniques are introduced; in section 4.2, layout-related hardening techniques are presented, aiming to reduced the leakage current caused by total dose effects; in section 4.3, circuit and system-related hardening techniques are discussed, mainly to solve the single-event upset problem.

#### 4.1 Process-related radiation-hardening techniques

Some of the process-related factors that affect the radiation response are substrate effects, gate oxidation, gate electrode effects, postpolysilicon processing, and field oxide hardening. Radiation-hardened CMOS processes have to take into account these factors. Except that, CMOS Silicon-On-Insulator (SOI)/Silicon-On-Sapphire (SOS) technologies utilize insulator isolation as opposed to junction isolation for bulk technologies and therefore also offer a substantial advantage in SEE characteristics. In general, process-related radiation-hardening techniques can provide immunity both to total dose effects and single-event effects. But as shown in Figure 4.1, there is a typical seven-year performance gap (more than two generations) that has been incurred for space-qualified microprocessors over the past decade compared with commercially available processors. This performance gap is anticipated to remain approximately constant in the near future [Lac00]. Some other concerns are cost and access to fabrication facilities.

There are vendors of radiation-hard CMOS electronics. However the number of available radiation-hard processes has decreased in the past decades, due to the reduction of the military market. The exiting radiation-hard processes are normally several generations behind commercial technologies, which do not fit the low power and high-density requirements of the complex circuits to be used in LHC. Only a few of these vendors provide assistance and tools for custom circuits and most of their products are digital,

which are aimed mainly at microprocessor applications for space and military communities. Therefore, two major issues have to be solved for high-energy physics community: access to radiation-hard technologies and the performance of the circuits in analog applications where low noise is essential.




Figure 4.1: Micorprocessor performance versus year of introduction for commercial and radiation-hard micorprocessors. The data are taken from [Lac00].

### 4.2 Layout-related radiation-hardening techniques

Due to the disadvantages of radiation-hardened processes, other radiation hardening techniques have been introduced. Limiting the supply current to a device can save it from latch-up destruction, but requires a power down and reset cycle whenever a SEL occurs. Logic malfunctions due to SEUs can be detected and corrected through system level redundancy and majority vote checking schemes. However, this strategy can be quite costly and still leaves unanswered the classic question, "who checks the checker?"

In an attempt to reduce the costs and improve the circuit performance, the possibility of using a deep submicron commercial technology for ASIC design is becoming more and more attractive [Ane99]. Such an approach is based on the increased radiation tolerance of the gate oxide, which accompanies the shrinking of CMOS processes [Sak86]. It has been demonstrated that circuit and layout design techniques can make it possible to provide a high degree of SEL and SEU immunity using commercial CMOS processes [Ane97, Ane99].

The leakage currents introduced by parasitic NMOS transistors becomes the dominating factor compared to leakage currents introduced by gate oxide in deep submicron technologies. So the primary problem that has to be addressed is the irradiation induced leakage current introduced by parasitic transistors inside the NMOS transistors. PMOS transistors are less susceptible to irradiation, as the leakage currents of p-channel parasitic transistors become less and less significant after irradiation. The reason is that the threshold voltage of p-channel parasitic transistors increases after irradiation, which means that the leakage current decreases after irradiation. Figure 4.2 shows the problem in a standard NMOS transistor (Figure 4.2A) and three possible solutions [Hat85, Hat86]. Solution B (Figure 4.2B) consists of increasing the length of the parasitic devices. It is the least intrusive but also the least effective. With the solution C (Figure 4.2C) the limit of the thin oxide are defined with a mask (p+ diffusion in the figure) and inside this thin oxide region the transistor is defined. This solution permits keeping the transistor geometry very close to the one of the standard transistor, but it is not generally applicable in commercial processes since it violates some design rules. Moreover for high enough total doses a parasitic path could still exist underneath the gate at the border of the thin oxide region. The solution D (Figure 4.2D) is the one adopted in this work, as it is the safest from the radiation hardness point of view. In this case the parasitic path that connects the drain to the source is eliminated. The disadvantages in using this transistor layout are:

- 1. A larger area (less density);
- 2. Increase in the gate, source, drain capacitances;

- 3. Extra effort in modeling the *W/L* ratio;
- 4. Lack of symmetry;
- 5. Limitations in the choice of the W/L ratio (see section 4.2).

Enclosed-gate transistors have been used in the early days of CMOS transistors [Din77a, Din77b] and their effectiveness in preventing leakage currents in irradiated integrated circuits is well known [Nap82, Ale96]. For our applications, they were used intensively in designing complex digital circuits. These use lead us to investigate in-depth many issues useful for a designer, such as modeling of the effective W/L ratio, which will be treated in the next chapter.




Figure 4.2: Layouts of a standard self-aligned NMOS transistor (A) and of three possible alternatives (B, C, and D) to inhibit the leakage paths shown in the standard transistor. The thin oxide areas, where there can be a creation of a radiation-induced parasitic path, are indicated with thick black lines. The leakage paths are represented with dash lines.

The second problem that can be solved with a layout technique is the radiation-induced leakage current between different devices (Figure 4.3). The solution to this problem is to surround each NMOS device with a p+ guard ring, which cuts any possible radiation-induced parasitic path. This method has been verified to be very effective for total ionizing dose effects and single-event latch-up [Ane99]. The drawback is again that this method is area consuming.




Figure 4.3: Illustration of a radiation induced parasitic path in an n-well CMOS technology with shallow-trench isolation. The well of a PMOS transistor, connected to the power supply, is leaking toward the grounded source on an NMOS transistor. If a biased interconnection line (made of polysilicon in the case of the figure) passes over the thick oxide, it worsens the problem.

A third problem that can be addressed with layout techniques is single-event latch-up (SEL). The possible solutions are:

- 1. Increase the distance between the p+ diffusion in the well and the n+ in the substrate;
- Increase as much as possible the number of the substrate and well contacts, and put them as close as possible to the latch-up loop, so that the resistances are minimized;

3. Put p+ guard rings around the NMOS transistors (this would be done anyway to solve the leakage problem) and n+ guard rings around the PMOS transistors. The p+ guard rings decrease the gain of the NPN parasitic bipolar transistor, introducing a strongly doped p+ region in the base and keeping the base firmly close to ground. The behavior of the n+ guard rings with the PNP parasitic bipolar is similar.

Figure 4.4 shows the layout of an inverter with a normal PMOS transistor and an NMOS ELT. The transistors are enclosed with guardrings. All of the rules explained previously are summarized in the layout.




Figure 4.4: Layout of an inverter using the proposed radiation tolerant layout approach in a CMOS technology. The n-well layer is not shown in the figure.

Hardening by layout can also reduce the sensitivity to SEU. This can be simply achieved by increasing the W/L ratio of the transistors, which increases the capacitance and the driving power, or adding additional capacitances to the most sensitive nodes.

## 4.3 Circuit and system-related radiation-hardening techniques

To harden a circuit for total dose several techniques can be applied. Modeling the radiation-induced variation of several transistor parameters, such as the transconductance and the threshold voltage as a function of the total dose, allows one to predict the drift of

the circuit operating point, and therefore one can design the circuit in order to make it flexible enough to tolerate these drifts. For digital circuits, the synchronous mode of operation is better than the asynchronous, since synchronizing the logical states with a clock limits the sensitivity to transition time variations and to drifts in the electrical parameters.

SEE hardening can also be achieved with several methods. For SEU, static architectures are in general harder than dynamic architectures and further hardening can be achieved by modifying the critical charge or filtering the transitory effects generated by the highly energetic particle. This second technique is shown in Figure 4.5. The fast disturbing effect of the striking particle is filtered with the two resistances, which slow down the circuit so that it does not have time to react, i.e. to flip. Resistive hardening [Wea87], on the other hand, seriously degrades the latch speed, especially at low temperatures.




Figure 4.5: Schematic of a resistor hardened SRAM cell.

Using special circuit architectures is another effective way to obtain SEU hardening (design hardening). The basic idea is to provide memory elements with an appropriate feedback devoted to restoring data when corrupted by a charged particle. Many design hardened memory elements have been proposed in the last ten years. An exhaustive explanation of the development of these memory elements can be found in [Bes94, Vel94]. The proposed solutions and their advantages and drawbacks will be briefly recalled here. A first approach consists of building a memory cell from gates taken from a SEU-immune CMOS logic family, such as the one proposed in [Can91]. This solution presents two main problems: a long recovery time after an upset and leakage current

problems that could appear due to total ionizing dose effects. Nevertheless, a prototype implementing shift-registers built from master-slave flip-flops designed using this approach has been tested [Wis93] and shows excellent SEU immunity (no upsets were detected for particles with linear energy transfer (LET) up to 120 MeVcm<sup>2</sup>mg<sup>-1</sup>). A different design solution was presented in [Roc88]. Shift registers built with hardened latches designed using this solution showed its effectiveness (no upsets were detected for particles having LET up to 74 MeVcm<sup>2</sup>mg<sup>-1</sup>). An original memory cell design was presented by [Whi91], and an improved version followed one year later [Liu92]. Even though this cell has only two sensitive nodes, the test results presented in [Wis93] showed that this design solution was not SEU immune. Two new SEU-tolerant memory cells were presented in 1994 [Vel94], which showed several advantages such as limited number of transistors, short recovery time and low static power consumption. Another new storage cell design was presented in [Cal96]. The cell is called Dual Interlocked storage Cell (DICE), and achieves upset immunity while avoiding the drawbacks of earlier solutions.

At the system level, several solutions for SEE hardening have been proposed [Lab96]. For SEU, a preliminary analysis of the system is necessary to estimate the upset rate in the sensitive circuits of the system and to evaluate how an upset in a given circuit will influence the functioning of the entire system. The weak point in the system can then be hardened by using techniques of Error Detection and Correction (EDAC). These techniques add some bits to the normal digital "word" and they allow depending on the complexity of the correction system adopted, to detect or correct single or multiple bit upsets. One way to deal with SEU at the system level is to use redundancy. Triplicating the hardware and applying a majority vote scheme is an example of redundancy.

# Chapter 5 Modeling of Enclosed-Gate Transistors

The MOSFET standard layout consists of a source and a drain separated by a channel W wide and L long. The enclosed-gate MOSFET is a transistor with the drain (or source) diffusion in the middle surrounded by the gate and the source (or drain) diffusion. Enclosed-gate MOSFET originally was used when MOSFET technology was first introduced to reduce the leakage current. With the advancement of MOS technologies, this layout technique gradually became unnecessary. It is only used in some special cases, i.e. high temperature low power analog design. CERN started to systematically analyze and use enclosed-gate CMOS transistors in their high-energy physics projects in the late of 1990's [Cam99, Jar99, Sno00].

Modeling issues of ELTs, aimed at the design of radiation tolerant ICs, are presented in this chapter. It is necessary to study the characteristics of enclosed-gate transistors and the standard layout transistors, for the purpose of understanding the impact of the enclosed-gate transistors on digital and analog circuit design. The deep submicron MOSFET introduces complications for modeling [Fot97, BSIM3]. Here a first order model for the effective aspect ratio is introduced for the enclosed-gate devices. The formula is then verified by experiment results. The output characteristics of the ELT are also studied.

#### 5.1 Aspect ratio calculation

There is a wide range of possible shapes for ELTs: circular, square, octagonal, and square with the corners cut at  $45^{\circ}$ . All of them could have different characteristics and need to be modeled separately. Information about modeling of a generic ELT can be found in [Gri82, Gir98, Gir00]. The shape shown in Figure 5.1, broken corner square, is adopted, as it is compatible with the design rules of many deep submicron technologies. The corner size, *c* is kept small and constant to have as small effect on the overall transistor as possible. *L* can be varied to make the current flow mainly in two orthogonal directions

and ensures a better uniformity. Modeling of the aspect ratio is focused on this type of shape as it is supported by most of deep submicron CMOS technologies.

By decomposing the transistor into three parts, labeled T1, T2 and T3 in Figure 5.1, its total aspect ratio of W/L can be represented in a formula by three terms. The first part corresponds to the eight linear edge transistors (T1); the second part corresponds to seven or eight angle corner transistors (T2) that are determined by the value of K; the third part corresponds to the three linear corner transistors (T3). There are only three T3, due to the presence of the polysilicon strip, which is necessary to integrate the gate contact outside the thin gate oxide region. Studies of the electric field under the gate of the device, supported by simulation and measurements, lead to the following formula [Gir00]:

$$\left(\frac{W}{L}\right)_{eff} = 4 \cdot \frac{2\alpha}{\ln\left(\frac{d'}{d' - 2\alpha L_{eff}}\right)} + 2K \cdot \frac{1 - \alpha}{\frac{1}{2}\sqrt{\alpha^2 + 2\alpha + 5 \cdot \ln\frac{1}{\alpha}}} + 3 \cdot \frac{\frac{d - d'}{2}}{L_{eff}},$$
(5.1)

where *c*, *d*,  $d' = d \cdot c \sqrt{2}$  and  $\alpha$  are shown in Figure 5.1.  $L_{eff}$  is used in the equation to take into account the gate length shortening due to underdiffusion, photolithography and etching. *K* is a geometry dependent parameter, used to take into account the number of T2's present in the ELT (Figure 5.1). The polysilicon strip has a constant width (A in Figure 5.1), which is independent of the transistor gate length, and is equal to the minimum gate length. The parameter *K* that multiplies the second term in (5.1) is geometry dependent. For long channel devices (L greater than 0.5 µm) the *K* value is 4. When the channel width of transistors is shorter (L equal or less than 0.5 µm), the value of *K* is gradually changing from 4 to 3.5, since the polysilicon strip starts to "hide" one of the T2.  $\alpha$  is a parameter that is needed to identify the borderline between transistors T1 and T2 in Figure 5.1. It is not possible to know a priori the value of  $\alpha$  and its value is determined from a fit to the experimental data. After testing different CMOS technologies scaling from 2.5 µm to 0.25 µm,  $\alpha$  has been found to be almost technology independent, 0.05 being the best fit to the experimental data [Gir00]. The sum of the three addends gives the effective *W/L* of the ELT.




Figure 5.1: Diagram of an enclose-gate transistor. The transistor can be thought of as being formed by transistors of three different kinds in parallel, labeled in the picture T1, T2 and T3.

The aspect ratio of W/L can be enlarged by stretching the layout in one (or the other) dimension. The shape is shown in Figure 5.2. In this case, one only needs to add the contribution of the linear regions generated by the stretching. The formula to calculate the W/L is as following:

$$\left(\frac{W}{L}\right)_{eff} = 2 \cdot \frac{2\alpha}{\ln\left(\frac{d_{l}'}{d_{l}' - 2\alpha L_{eff}}\right)} + 2 \cdot \frac{2\alpha}{\ln\left(\frac{d'}{d' - 2\alpha L_{eff}}\right)} + 2K \cdot \frac{1 - \alpha}{\frac{1}{2}\sqrt{\alpha^{2} + 2\alpha + 5 \cdot \ln\frac{1}{\alpha}}} + 3 \cdot \frac{\frac{d - d'}{2}}{L_{eff}}, (5.2)$$

where the parameters, d, d',  $d_l$ ,  $d_l$ , L, A are shown in the following diagram. The first two terms correspond to the two linear transistors in each direction.




Figure 5.2: Shape of an enclosed-gated transistor stretched in one direction to achieve higher aspect ratio.

## 5.2 Verification

The agreement between the formula and extracted aspect ratios was verified with a  $0.18 \,\mu\text{m}$  technology, provided by Taiwan Semoconductor Manufacturing Company (TSMC). The 0.18  $\mu\text{m}$  CMOS commercial process has the following features:

- Normal operation voltage: 1.8 V,
- Gate oxide thickness: 4.3 nm.

A design with enclosed-gate transistors and standard transistors was fabricated using this technology. During the investigation, five chips (DUTs) were tested.

# 5.2.1 Test chip development

Firstly, the Diva Extraction Rules (DRC) written with the SKILL lanuage for standard transistors were modified so that the aspect ratio of an ELT could be extracted according to the Equation 5.1.

Secondly the layout of five different sizes of ELTs were laid out with Parameterized Cells using the SKILL lanuage in Cadence. The shape of the layout for ELTs is a square with the corners cut at 45°. The values of the parameters in Figure 5.1 are listed as follows:

- $d = 0.54 \ \mu m$ ,
- $c = 0.05 \,\mu\text{m}$ ,
- $A = 0.18 \ \mu m.$

The gate lengths of the five ELTs are 3  $\mu$ m, 2  $\mu$ m, 1  $\mu$ m, 0.5  $\mu$ m, and 0.21  $\mu$ m respectively. Figure 5.3 shows three layout examples of the enclosed-gate transistors, whose gate lengths are 1  $\mu$ m, 0.5  $\mu$ m and 0.21 $\mu$ m respectively.




Figure 5.3: Layouts of three enclosed-gate transistors, whose gate lengths are 1  $\mu$ m (A), 0.5  $\mu$ m (B) and 0.21  $\mu$ m (C) respectively. For each diagram, the blue square in the middle is the drain or source contact, surrounded with the gate (dark red). On the top of the layout, there are a gate contact and a piece of metall in square shape. There are several contacts covered with metall for the source or drain at the bottom of the layouts.

The aspect ratios of ELTs were calculated and extracted according to Equation 5.1 with the parameters listed above using the modified extraction tool in Cadence. The calculated aspect ratios are listed in Table 5.1. From now on only the gate length of an ELT is indicated, as each gate length corresponds to its own gate width. A plot of the calculated aspect ratio versus gate length is shown in Figure 5.4. From the plot, one can notice that the aspect ratio decreases with the increasing gate length. A fit function is used to fit the data to Equation 5.1 to find the value of  $\alpha$ . The behaviors of the transistors were simulated and their drain-source currents were measured using SPICE simulations.

Type number	Length (µm)	Calculated Width (µm)
1	3	7.9
2	2	5.9
3	1.0	3.9
4	0.5	2.9
5	0.21	2.3

Table 5.1:The gate lengths and calculated widths for five sizes of enclosed-gatetransistors.




Figure 5.4: Calculated aspect ratio versus gate length for five different gate length enclosed-gate transistors.

The layout of same size standard transistors were also laid out with Parameterized Cells using the SKILL lanuage. Finally all the developed devices were put into a design and fabricated.

### 5.2.2 Measurements and results

The drain currents of all of enclosed-gate transistors and standard transistors in each chip were measured. The effective aspect ratios of ELTs were extracted by comparing their drain current with the drain current of standard devices with the same *L* for the same gate bias. The inner contact was used as the drain of ELTs. Since the effective aspect ratio for standard devices was known, the effective aspect ratios for the ELTs were extracted from the drain currents by comparing them to those of the standard ones. The gate voltage is 0.8 V. By operating the transistors at low drain voltage (0.05 V), the output conductance differences between standard layout transistor and ELT were minimized. The following table (Table 5.2) shows that the differences between the calculated and measured aspect ratios are within 3 per cent. The results show that the formula is still valid for the CMOS 0.18  $\mu$ m technology without modifying the value of  $\alpha$ . The drawn length is used as *L*<sub>eff</sub> in Equation 5.1 to calculate the aspect ratio to simplify the procedure. The test results are based on a single chip tested and therefore there could be some statistical variations from chip to chip.

Drawn Length	Calculated Width	Extracted Width	Differences
(μm)	(μm)	(μm)	(per cent)
0.21	2.34	2.32	-0.6
0.5	2.93	2.95	0.58
1	3.95	4.06	2.7
2	5.96	6.03	1.2
3	7.94	7.96	0.3

Table 5.2:	Differences between the calculated and measured aspect ratios for five
different sizes	enclosed-gate transistors.

## 5.3 Aspect ratio limitation

From the Equation 5.1, one can see that the aspect ratios cannot be lower than a certain

value. To have lower aspect ratios the only way is to increase L, while keeping the minimum size for the distance d. However W is automatically increased, when increasing L. Increasing L in Equation (5.1) leads the terms T1 and T3 to decrease, and after a certain value of L the term T2 will dominate. As it can be seen in Equation 5.1, the term T2 does not depend on L but only on  $\alpha$ . Figure 5.5 shows the three addends of Equation 5.1 and the effective W/L as a function of the gate length. Each addend is equal to the product of each term indicated in Equation (5.1) and the number of times that the corresponding kind of transistor is present in the ELT (Figure 5.1). It can be seen that in the case of the geometry of Figure 5.1 the minimum W/L achievable is 2.26, and is reached with L larger than 4  $\mu$ m. It should be pointed out that the gate area increases as the square of the gate length. Values close to the achievable minimum ratio also imply a considerable waste of area compared to the standard transistors.




Figure 5.5: The three addends (red, green and blue curve respectively) and the total in Equation 5.1 (black curve with square marks) as a function of the gate length.

It has been shown from the previous diagram that the minimum aspect ratio obtainable with the 0.18  $\mu$ m CMOS technology is around 2.3, and this value is mainly determined

by the second addend in Equation 5.1. This addend depends only on  $\alpha$  and K which is equal to 4 for long devices. One might wonder what will happen to the minimum aspect ratio achievable with the scaling of the technology. Assuming that the transistor shape of Figure 5.1 remains the same, Equation 5.1 still holds (i.e. there will not be new effects which will have to be taken into account). However, the  $\alpha$  parameter will probably have to be adjusted in the new technology, and this will therefore change the minimum aspect ratio achievable. Increasing  $\alpha$  will increase the minimum aspect ratio, whilst decreasing  $\alpha$  will decrease the minimum aspect ratio.

#### **5.4** *Output characteristics*

The output characteristics have to be analyzed in order for ELT to be used in analog design. For a constant gate bias with  $V_{gs}$  greater than  $V_T$ , the drain current no longer increases with increasing drain voltage when the drain voltage reaches the pinch-off at the value of  $V_{ds} = V_{gs} - V_T$ , at which it is called saturation drain voltage,  $V_{dsat}$ . However, the drain current still increases slowly after the pinch-off value, this is especially true for short channel transistors. The reason is that with the increased drain voltage the pinch-off point moves towards the source and reduces the effective channel length, which in turn increases the drain current. This phenomenon also occurs in ordinary transistors and is called channel length modulation.

Figure 5.6 (A) and (B) show two examples of drain current versus drain voltage characteristics for enclosed-gate transistors with two different gate lengths ( $L = 2 \mu m$  and 0.21  $\mu m$ ). Their gate widths can be found at Table 5.1 according to their gate lengths. The gate voltages applied are 0.5 V, 0.6 V, 0.7 V, 0.8 V and 0.9 V respectively. It is interesting to point out that the current slopes for short channel transistors (i.e.  $L = 0.21 \mu m$ ) are larger than those of long channel transistors (i.e.  $L = 2 \mu m$ ). This is because the distance  $\Delta L$  between the pinch-off point and the drain diffusion is a smaller fraction of L for bigger devices, thus have less effects to drain current.




Figure 5.6: (A)  $L = 2 \mu m$ ,  $W = 5.96 \mu m$  enclosed-gate transistor drain current versus drain voltage curves; (B)  $L = 0.21 \mu m$ ,  $W = 2.34 \mu m$  enclosed-gate transistor drain current versus drain voltage curves. In every plot, the gate voltages of the five curves from bottom to top are 0.5 V, 0.6 V, 0.7 V, 0.8 V, and 0.9 V.

#### 5.4.1 Output conductance asymmetry

The output conductance of the transistor,  $g_d = \partial I_d / \partial V_{ds}$ , is a very important parameter for analog designers. For example, the gain of a CMOS amplifier depends on this parameter. The lateral extension of the depletion layer around the drain diffusion into the channel region reduces the effective channel length. This depletion layer is bias-dependent and changes with the drain voltage modulating the effective channel length. Since the drain current depends on the channel length, its value depends not only on the gate voltage but also on the drain voltage through the effective channel length. For this reason the I<sub>d</sub> versus V<sub>ds</sub> characteristics of a MOS transistor in saturation region are not flat as they should ideally be, but show a slope.

Because of the non-symmetrical geometry of the ELT device, an asymmetry in the output conductance is observed. Since the gate is enclosed, the source and drain contacts can be chosen inside and outside the ring of the gate respectively, or vice versa. Table 5.3 shows the measured output conductance values for the drain inside ( $g_{di}$ ) and outside ( $g_{do}$ ). From the table, one can notice that  $g_{do}$  is lower than  $g_{di}$  and the differences increases with the gate length. The fact that  $g_{do}$  is lower can be explained to a first order as follows. The distance  $\Delta L$  between the pinch-off point and the drain due to the conservation of the space charge region for the same bias potential is smaller when the drain is outside. Thus, an increase of  $V_{ds}$  will in this case increase less the drain current, resulting in a lower  $g_{do}$ . This fact can also be explained by comparing the equivalent width of the enclosed-gate transistors for the drain inside and outside the gate. The equivalent width is wider when the drain is inside. The asymmetry between  $g_{di}$  and  $g_{do}$  increases with *L* as the outer perimeter of the gate increases with *L*, which means that less  $\Delta L$  will be introduced, while the inner one remains the same.

Width/Length	$g_{di}(\mu S)$	$g_{do}\left(\mu S ight)$	Differences
(μm/μm)			(per cent)
2.34/0.21	57.5	46.7	18.8
2.93/0.5	18.0	13.4	25.6
3.95/1.0	9.6	6.0	37.5
5.96/2.0	5.5	2.9	47.3
7.94/3.0	4.3	2.1	51.1

Table 5.3: The measured output conductance values for the drain inside  $(g_{di})$  and outside  $(g_{do})$  the gate with five different enclosed-gate transistors. Their gate length and width are listed in the first column of the table.  $V_{gs}$  of the transistors is 0.5 V.

The charge region volumes of the two arrangements of the drain are the same, shown in Figure 5.7. This gives the following equation

$$W_{out} \cdot \Delta L_{do} - 4 \cdot \Delta L_{do}^{2} = W_{in} \cdot \Delta L_{di} - 4 \cdot \Delta L_{di}^{2}, \qquad (5.3)$$

where  $W_{out}$  is the outer gate perimeter and  $W_{in}$  is the inner gate perimeter. Ignoring  $\Delta L_{do}^2$  and  $\Delta L_{di}^2$ , one has

$$W_{out} \cdot \Delta L_{do} = W_{in} \cdot \Delta L_{di} \,. \tag{5.4}$$

Because  $W_{out}$  is greater than  $W_{in}$ , it is easy to conclude that  $\Delta L_{do} < \Delta L_{di}$ , which is demonstrated in table 5.3.




Figure 5.7: Illustration of the channel length modulation for an enclosed-gate transistor with the drain is in or outside the gate. The dotted lines on the gate of the enclosed-gate transistor indicate the position of the pinch-off inside the channel for the two possible choices of the drain. A square gate was taken here to simplify the calculations.

#### 5.4.2 Channel length modulation

In the SPICE Level 1 model, the channel length modulation is taken into account by the factor  $\lambda$  in such a way that:

$$I_d = I_d \Big|_{Vdsat} \cdot (1 + \lambda \cdot V_{ds}).$$
(5.5)

The level 1  $\lambda$ -extraction was made in the tested technology to evaluate the channel length modulation hypothesis. The extraction was made for each transistor, from the I<sub>d</sub> versus V<sub>ds</sub> curves with a given gate voltage, in the region with constant slope after the saturation voltage V<sub>dsat</sub>, and before the turning point due to high field effect (hot carrier effect). The extracted values of  $\lambda$  are different when the gate length is different. For shorter gate lengths  $\lambda$  is larger.

The data in Figure 5.8 confirms the hypothesis. It exhibits the results for standard (blue curve), and enclosed with the drain-source (green curve) and source-drain (red curve) configurations. In this picture, it is clear that the symmetry is broken between SD and DS configurations.  $\lambda$  is stronger in the DS configuration than in the SD one.




Figure 5.8: Channel length modulation data extracted from the standard transistors (blue curve), enclosed-gate transistors with the drain inside (green curve) and source inside (red curve) configurations. For each type of transistors, there are five different gate lengths,  $3.0 \mu m$ ,  $2.0 \mu m$ ,  $1.0 \mu m$ ,  $0.5 \mu m$  and  $0.21 \mu m$ .

## **Chapter 6** Total Dose Effects on Enclosed-GateTransistors

In this chapter, total dose effects on enclosed-gate transistors are studied. The radiation induced threshold voltage shift of different length transistors is extracted in section 6.1. The subthreshold slope is important in the analysis of the threshold voltage shift introduced by  $SiO_2$ -Si interface. This is discussed in section 6.2. The radiation induced leakage current of enclosed-gate transistors with guard rings is measured and presented in section 6.3. In section 6.4, the transconductance, gm, before and after irradiation is extracted and reported.

#### 6.1 Radiation test procedures

Five chips were tested before and after irradiation. Every chip had six types of enclosedgate transistors with different aspect ratio. Fifty transistors were connected in parallel for each type of transistors. Their width and length are listed in Table 6.1. The detailed information of the enclosed-gate transistors was described in the previous chapter.

Type number	Length (µm)	Width (µm)
1	3	7.94
2	2	5.96
3	1.5	4.96
4	1.0	3.95
5	0.5	2.93
6	0.21	2.34

 Table 6.1:
 The width and length of enclosed-gate transistors in each chip under test.

The tests on transistors were performed according to the general recommendations of the European ESA/SSC Basic Specification (BS) 22900 (from the European Space Agency, ESA).

The irradiations were performed using an X-ray facility located in the Centre of Subatomic Research (CSR) at the University of Alberta [Gin]. Devices were kept at room temperature under the worst-case bias ( $V_{gs} = 1.8$  V for NMOS transistors and  $V_{gs} = 0$  V for PMOS transistors;  $V_{ds} = V_{bs} = 0$  V in both cases). The worst-case means that the positive electric field is the maximum across the gate SiO<sub>2</sub>.

DUTs were irradiated for different time periods. Between every period, measurements were made within an hour. The  $I_d$  -  $V_{ds}$  and  $I_d$  -  $V_{gs}$  curves were obtained using an Agilent Parameter Analyzer 4155. Table 6.2 shows the radiation periods and radiation doses received by each DUT.

Temperature annealing was performed after the irradiation, one day at room temperature and one week at 100° C.

DUT	Radiation time and	1 <sup>st</sup> period	2 <sup>nd</sup> period	3 <sup>rd</sup> period	4 <sup>th</sup> period	5 <sup>th</sup> period
number	absorbed dose					
	Irradiation time (hour)	1	2.5	5	9.5	16.5
0	Total Dose (kGy)	1.82	4.57	8.99	16.91	28.96
	Irradiation time (hour)	1	3	7	16	35
1	Total Dose (kGy)	1.65	5.07	12.77	28.29	60.66
	Irradiation time (hour)	1	2.5	5	8.5	
2	Total Dose (kGy)	1.68	4.65	9.45	14.91	
	Irradiation time (hour)	1	3	8	18	41
3	Total Dose (kGy)	1.68	5.00	13.87	31.41	71.10
	Irradiation time (hour)	1	3	7	15	29
4	Total Dose (kGy)	1.73	5.20	12.14	26.01	50.29

Table 6.2:The radiation periods and radiation doses absorbed by each chip undertest.

#### 6.2 Radiation introduced threshold voltage shift

The radiation induced  $V_T$  shift exhibits a strong dependence on the thickness of the oxide, which is described in chapter 3. The drain current versus gate voltage data for each transistor in the circuit was measured after every irradiation period. An example of six I<sub>d</sub>- $V_{gs}$  curves measured from DUT4 before irradiation is shown in Figure 6.1. The drain to source voltage is 0.05 V. The I<sub>d</sub> is plotted in log scale to show the exponential increase of subthreshold current with gate voltages less than  $V_T$  (about 0.4 V). The threshold voltage was extracted from the curves, by finding the maximum slope from the curves. This method is a common method to extract  $V_T$  [Sch90].




Figure 6.1: Drain current versus gate voltage data for six transistors whose gate lengths are (A) 3  $\mu$ m, (B) 2  $\mu$ m, (C) 1.5  $\mu$ m, (D) 1  $\mu$ m, (E) 0.5  $\mu$ m, (F) 0.21  $\mu$ m in DUT4. The drain to source voltage is 0.05 V.

The threshold voltage shift as a function of the total dose for each DUT is shown in Figure 6.2. In Figure 6.2, each color line indicates the data of one type of transistor. The

black, red, green, blue, yellow and pink curves represent the data of  $L = 3.0 \mu m$ ,  $L = 2.0 \mu m$ ,  $L = 1.5 \mu m$ ,  $L = 1.0 \mu m$ ,  $L = 0.5 \mu m$ ,  $L = 0.21 \mu m$  transistors, respectively. One can conclude that the shift of threshold voltage for these ELT transistors is less than 5 mV up to 70 kGy(SiO<sub>2</sub>) total dose. This is a very promising result for radiation applications. Some curves show a strange trend and some curves are not shown in the diagram, for example, the  $L = 0.21 \mu m$  transistors in DUT2 and DUT4. Its threshold voltage shift is much larger than others, which has been guessed as the transistor damage caused by the static electricity during testing. The ESD protection circuits are deliberately not connected to the transistors when laying the transistors to avoid the unwanted leakage currents caused by protection circuits.




Figure 6.2: The threshold voltage shift as a function of the total dose for the transistors in DUT0, DUT1, DUT2, DUT3 and DUT4. In each diagram, the black, red, green, blue, yellow and pink curves represent the data of  $L = 3.0 \ \mu\text{m}$ ,  $L = 2.0 \ \mu\text{m}$ ,  $L = 1.5 \ \mu\text{m}$ ,  $L = 0.5 \ \mu\text{m}$ ,  $L = 0.21 \ \mu\text{m}$  enclosed-gate transistors respectively.

#### 6.3 Radiation induced subthreshold slope shift

From the shift of subthreshold slope, one can obtain the threshold voltage shift induced by the trapped charges at the Si - SiO<sub>2</sub> interface (using Equation 2.2. The subthreshold slope shift was extracted from the log scale  $I_d$  versus  $V_{gs}$  curves, in which the subthreshold current can be fit to a straight line to find the slope. An example of fitting diagrams of DUT4 is shown in Figure 6.3. The two dotted lines in each diagram are the current data when  $V_{ds}$  are 0.05 V and 1.0 V respectively. The black thick lines are the fitted lines. It is interesting to note that the fitted lines are parallel, which indicates that the extracted subthreshold slopes remain the same for this technology. This confirms the statement about subthreshold slope described in section 2.3.1.




Figure 6.3: In the subthreshold region, drain current (on log scale) versus gate voltage, fitted to a straight line for six types of transistors in DUT4. The gate lengths of the transistors are (A) 3  $\mu$ m, (B) 2  $\mu$ m, (C) 1.5  $\mu$ m, (D) 1  $\mu$ m, (E) 0.5  $\mu$ m and (F) 0.21  $\mu$ m. The two lines represent data of drain current when gate voltages are 0.05 V and 1 V respectively. The line on the top is for V<sub>gs</sub> = 1 V in each diagram.

The extracted subthreshold slopes with a function of dose for each DUT are shown in Figure 6.4. Some transistors show a strange data and some transistors are not shown in the diagram due to the malfunctioning caused by static electricity.




Figure 6.4: The extracted subthreshold slope as a function of the total dose for the transistors in DUT0, DUT1, DUT2, DUT3 and DUT4. In each diagram, the black, red, green, blue, yellow and pink curves represent the data of  $L = 3.0 \ \mu\text{m}$ ,  $L = 2.0 \ \mu\text{m}$ ,  $L = 1.5 \ \mu\text{m}$ ,  $L = 1.0 \ \mu\text{m}$ ,  $L = 0.5 \ \mu\text{m}$ ,  $L = 0.21 \ \mu\text{m}$  enclosed-gate transistors respectively.

From the data in Figure 6.4, one can observe that the typical value of subthreshold slope is 82 mV/decade. The shift of subthreshold slope for these ELT transistors is less than 0.6 mV/decade (in average) up to 70 kGy(SiO<sub>2</sub>) total dose. From Equation 2.2,  $\Delta V_{it}$  can be calculated and the result is 4.2 mV. As  $\Delta V_T$  is known (5 mV) from previous section 6.2,  $\Delta V_{it}$  can be calculated by subtracting  $\Delta V_{it}$  from  $\Delta V_T$ . The value is 0.2 V. It means that the threshold voltage shift induced by the silicon oxide is very small compared to that of induced by  $SiO_2$ -Si interface.

#### 6.4 Radiation introduced leakage current

As is shown in the last section, the  $V_T$  shift is very small and the leakage current caused by it can almost be ignored. But the radiation induced turn on of parasitic MOS devices can occur in the circuit because the field oxide is more sensitive to oxide charge trapping than thinner oxides. The  $V_T$  shift of these unexpected Field Oxide Field Effect Transistors (FOXFETs) can be very large. Their turn on gives leakage paths that can compromise the isolation of the devices, or parts of a single device. This could cause the failure of the devices. This phenomenon depends on the device's geometry because it occurs when the field oxide is placed near the channel and underneath the polysilicon gate or metal lines, and it can be suppressed with layout modification. The enclosed-gate NMOS transistors can effectively eliminate any source-drain leakage path. The leakage current is extracted when  $V_{gs} = 0$  V and  $V_{ds} = 1$  V. The extracted leakage currents with a function of dose for each DUT are shown in Figure 6.5. The black, red, green, blue, yellow and pink curves represent the data of  $L = 3.0 \ \mum$ ,  $L = 2.0 \ \mum$ ,  $L = 1.5 \ \mum$ ,  $L = 1.0 \ \mum$ ,  $L = 0.5 \ \mum$ ,  $L = 0.21 \ \mum$  enclosed-gate transistors respectively.




Figure 6.5: The leakage current as a function of the total dose for the transistors in DUT0, DUT1, DUT2, DUT3 and DUT4. In each diagram, the black, red, green, blue, yellow and pink curves represent the data of enclosed-gated transistors whose gate lengths equal  $3.0 \ \mu\text{m}$ ,  $2.0 \ \mu\text{m}$ ,  $1.5 \ \mu\text{m}$ ,  $1.0 \ \mu\text{m}$ ,  $0.5 \ \mu\text{m}$  and  $0.21 \ \mu\text{m}$ , respectively. The drain voltage is  $1.0 \ \text{V}$ , and the gate voltage is  $0 \ \text{V}$  for each transistor.

#### 6.5 Radiation induced transconductance shift

Transconductance is an important parameter in analog circuit design. It is necessary to observe the changes induced by radiation. An example of  $I_d$ - $V_{gs}$  curves before and after irradiation for the enclosed-gate transistors in DUT4 is presented in Figure 6.6. One can observe that the differences due to radiation are too small to be observed except for  $V_{gs}$  less than 0. Transconductance was extracted from  $I_d$ - $V_{gs}$  curves by doing derivation on  $I_d$ . To be specific,  $\Delta I_d$  is divided by  $\Delta V_{gs}$  for every small step of  $V_{gs}$  (0.002 V) to obtain transconductance.




Figure 6.6: An example of drain current versus gate voltage curves before (black curve) and after 50 kGy(SiO<sub>2</sub>-Si) irradiation (red curve) for six different sizes of transistors in DUT4. The gate lengths for the tested transistors are (A) 3  $\mu$ m, (B) 2  $\mu$ m, (C) 1.5  $\mu$ m, (D) 1  $\mu$ m, (E) 0.5  $\mu$ m, (F) 0.21  $\mu$ m. The drain voltage is 0.05 V.

Figure 6.7 shows that the extracted  $g_m$  curves from six different size enclosed-gate transistors before and after 50 kGy(SiO<sub>2</sub>) irradiation. A specific example is shown in Figure 6.8, which displays the extracted  $g_m$  curves from an enclosed-gate transistor whose gate length is 0.21 µm. As expected from  $I_d$ -V<sub>gs</sub> curves, the transconductance of NMOS ELT transistors is affected by irradiation to a very limited extent which almost cannot be observed. It shows a very promising prospect for analog designers.




Figure 6.7: Extracted transconductance curves before (black) and after (green) 50 kGy(SiO2) irradiation for different size enclosed-gate transistors in DUT4. The gate lengths for the tested transistors are (A) 3  $\mu$ m, (B) 2  $\mu$ m, (C) 1.5  $\mu$ m, (D) 1  $\mu$ m, (E) 0.5  $\mu$ m, (F) 0.21  $\mu$ m. The drain voltage is 0.05 V.




Figure 6.8: Extracted transconductance curves before (black) and after (green)  $50 \text{ kGy}(\text{SiO}_2)$  irradiation for an enclosed-gate transistor in DUT4. The gate length for the tested transistor is 0.21  $\mu$ m. The drain voltage is 0.05 V.

# Chapter 7 Noise Performance of Enclosed-Gate Transistors

Deep submicron CMOS technologies are receiving more interest in the design of ASICs to be used in many harsh radiation environments. The aspects relevant to the use of these advanced technologies for analog applications have to be investigated. In this chapter the studies are focused on the noise performance of enclosed-gate transistors that is of paramount importance for the design of low-noise analog amplifiers. The noise performance of deep submicron processes is highly technology dependent and therefore it is extremely important to perform noise characterization before using a given technology for the design of low-noise ICs. The noise spectra was measured for ELT transistors using a 0.18  $\mu$ m CMOS technology in the bandwidth 10 kHz to 10 MHz, before and after irradiation. The aim of this study is to verify whether the noise performance of this type of transistors is suitable for low-noise front-end circuits used in particle physics experiments and how the noise is affected by irradiation.

The main noise sources in an MOS transistor are reviewed in section 7.1, and the test structures and the measurement systems are explained in section 7.2. In section 7.3, the noise performance results of the chosen transistors are presented. The 1/f and white noise are measured for NMOS enclosed-gate transistors. The noise degradation is measured after different levels of ionizing radiation.

## 7.1 MOSFET noise

The noise theory of MOSFETs is briefly reviewed in this section [Vit96, Tsi99, Cha91, Jin84, Mcw56]. The noise sources that are considered are the channel thermal noise, and the 1/f noise. In the following subsections, these components will briefly be discussed and the formulae used during the measurement analysis will also be introduced.

#### 7.1.1 Channel thermal noise

The channel thermal noise is generated by the random thermal motion of the carriers in the channel. For a device in strong inversion and in saturation, the drain current power spectral density<sup>2</sup> can be expressed with the following formula [Vit96]:

$$\frac{I_{dsi}^{2}}{\Delta f} = 4KT \frac{2}{3} (g_{m} + g_{mb}), \qquad (7.1)$$

where *K* is the Boltzmann's constant, *T* is the absolute temperature,  $g_m$  is the gate small-signal transconductance and  $g_{mb}$  the bulk small-signal transconductance. Dividing Equation 7.1 by  $g_m^2$  (assuming a zero source impedance), one obtains the input noise power spectral density generated by the resistive MOS channel:

$$\overline{\frac{V_{in}^{2}}{\Delta f}} = 4KT\frac{2}{3}\frac{1}{g_{m}}\frac{g_{m}+g_{mb}}{g_{m}} \approx 4KTn\frac{2}{3}\left(\frac{1}{g_{m}}\right),$$
(7.2)

where *n* is proportional to the inverse of the subthreshold slope and larger than unity. Typically *n* is between 1 and 1.5, and is valid in weak, moderate and strong inversion. More details about the definition of *n* for various inversion conditions and on the relationships between *n*,  $g_m$  and  $g_{mb}$  can be found in [Tsi99 (pp. 75, 86, 101, 111-112, 369, 379, 382)].

For a device in weak inversion, the drain current power spectral density of the channel thermal noise can be given as [Rei82, Tsi99 (pp. 421, 426-427)]:

$$\frac{\overline{I_{dwi}}^2}{\Delta f} = 2qI_d \quad , \tag{7.3}$$

where q is the electronic charge and  $I_d$  is the drain current. In weak inversion,  $g_m$  can be

expressed as

$$g_m = \frac{I_d}{n\phi_t} , \qquad (7.4)$$

where  $\phi_t$  is the thermal voltage. After manipulation, one has:

$$\frac{V_{in}^{2}}{\Delta f} = \frac{2qI_{d}}{g_{m}^{2}} = 4KTn\frac{1}{2}\left(\frac{1}{g_{m}}\right).$$
(7.5)

From (7.2) and (7.5), the input referred channel thermal noise in saturation and in any inversion region can thus be expressed in one expression as:

$$\overline{\frac{V_{in}^{2}}{\Delta f}} = 4KTn\gamma\left(\frac{1}{g_{m}}\right),$$
(7.6)

where  $\gamma$  varies from 1/2 to 2/3 from weak to strong inversion for an ideal long-channel device. From Equation 7.6, one can observe that the thermal noise of a transistor depends on its transconductance. Equation 7.6 is valid for long-channel devices. For channel length less than 1  $\mu$ m [Abi86], thermal noise is several times larger than the value given by Equation 7.6.

#### 7.1.2 1/*f* noise

According to the McWorther model [Mcw56], the 1/f (or flicker) noise, is due to random trapping and de-trapping of mobile carriers in the traps located at the SiO<sub>2</sub>-Si interface and within the gate oxide. It is the dominating source of noise of an MOS device at low frequencies and its input power spectral density is given by [Cha91 (p. 20)]:

$$\frac{V_{1/f}^{2}}{\Delta f} = \frac{K_{a}}{C_{ox} WL} \cdot \frac{1}{f^{\alpha}} \quad , \qquad (7.7)$$

where  $\alpha$  is a parameter close to 1 and  $K_a$  is a technology dependent parameter which expresses the noise characteristic of the process.  $K_a$  should be constant for devices from a

 $<sup>^{2}</sup>$  The characteristic which is independent of the measurement device bandwidth is called power spectral density [Fil]. It is measured in V<sup>2</sup>/Hz or I<sup>2</sup>/Hz.

given process. Its value may be different for NMOS and PMOS transistors.

#### 7.1.3 Total noise power spectral density

Adding together the four noise contributions described above, the input referred noise power spectral density can finally be express as:

$$\overline{\frac{V_{in}^{2}}{\Delta f}} = 4KTn\gamma \left(\frac{1}{g_{m}}\right) + \frac{K_{a}}{C_{ox}WL} \cdot \frac{1}{f^{\alpha}}.$$
(7.8)

From the above analysis, one concludes that the overall noise consists of two terms<sup>3</sup>. The first term is the channel thermal noise, which does not change with the frequency. The second term is 1/f noise, which varies with the frequency. One can extract parameters  $K_a$  and  $\alpha$  by fitting the noise data to a function which has a constant term and a term varying with frequency.

#### 7.2 Experiment

The devices under test are described in section 7.2.1. The test setup for noise measurement is described in section 7.2.2 and the results are presented in section 7.2.3.

## 7.2.1 Devices under test

There are three types of wide transistors, NMOS enclosed-gate transistors, NMOS standard transistors, and PMOS standard transistors. Each type has three different gate lengths (0.21  $\mu$ m, 0.5  $\mu$ m and 1  $\mu$ m). All of the wide transistors have the same equivalent width (200  $\mu$ m). The wide transistors are used to achieve a sufficiently high white noise density in current at the drain (which allows to perform more precise measurements). Large area devices also have a lower input referred 1/*f* noise (for a fixed g<sub>m</sub>), allowing

<sup>&</sup>lt;sup>3</sup> There are some other noise sources in a transistor, such as gate resistance and bulk resistance. However the contribution of these noises is much less significant than thermal noise and is ignored.

better measurement in the white noise region. Wide devices are often needed in front-end circuits for high-energy physics experiments, since signal over noise optimization requires matching of the detector capacitance and of the preamplifier input transistor capacitance [Sel87]. Devices with a large W/L ratio are also used because they work close to weak inversion, maximizing the  $g_m/I_d$  ratio and requiring less power for a given transconductance. The noises of some small aspect ratio NMOS ELTs were also tested.

#### 7.2.2 Measurement setup

The schematic of the noise measurement setup is shown in Figure 7.1. The noise current at the drain of the transistor is measured with a transimpedance amplifying stage, which uses a low noise wide band operational amplifier. The resistor in Figure 7.1 is used to adjust the gain of the transimpedance stage. After a second gain stage, the output of the circuit is read with a Spectrum Analyzer (HP8590). Each noise measurement is done in three different steps. During the first step, the gain of the connection that consists of the DUT and the two amplifying stages is measured. To do that, the spectrum analyzer injects at the input of the circuit a signal whose amplitude is known and measures the output  $V_{out}$  of the chain. Repeating this procedure for different frequencies f and calculating the ratio between the output and the input signals gives the gain G(f) as a function of the frequency. During the second step, the noise of the transistor amplified through the two gain stages  $(V_{TOT})$  is measured. For the third step, the DUT bias circuitry is switched off, keeping on the power supplies of the two amplifying stages. The background noise at the output of the system  $(V_{BGD})$  is then measured. The noise spectrum  $(E_n)$  of the device referred to its gate is obtained by dividing the noise at the output of the chain by the gain after quadratic subtraction of the background,

$$E_n(f) = \sqrt{\frac{V_{TOT}^2 - V_{BGD}^2}{G(f)^2}}.$$
(7.12)

The DUT is biased with a power supply whose noise is negligible compared to the transistor noise to be measured. The DUT is placed in a metal box to shield from the

outside noise sources.




Figure 7.1: Schematic of noise measurement setup.

In order to measure the noise degradation, the devices are irradiated at room temperature with X-rays (maximum energy of 320 keV) produced by an irradiation system at the Centre of Subatomic Research, University of Alberta, using dose rates 0.48 +/- 0.03 Gy(SiO<sub>2</sub>)/second. After the post-irradiation measurements the devices are annealed following the ESA/SSC Basic Specification No. 22900 (24 h at room temperature and 168 h at 100° C). Both during irradiation and annealing the devices are biased with all the terminals grounded for the PMOS transistors and all the terminals grounded except for the gate that is biased at the power supply voltage V<sub>DD</sub> for the NMOS transistors.

## 7.2.3 Measurement results

The gain versus frequency data for each device and voltage setup has been measured and fitted to a three-degree polynomial expression, which is used in Equation 7.8 to calculate the final noise spectrum. Figure 7.2 shows an example of gain versus frequency for an enclosed-gate transistor in DUT1,  $L = 0.5 \mu m$ ,  $W = 2.93 \mu m$ ,  $V_{gs} = 0.6 V$ ,  $V_{ds} = 0.2 V$ ; the black curve is a plotted polynomial function fitted to the measured data.




Figure 7.2: An example of gain versus frequency of an enclosed-gate transistor in DUT1,  $L = 0.5 \mu m$ ,  $W = 2.93 \mu m$ ,  $V_{gs} = 0.6 V$ ,  $V_{ds} = 0.2 V$ .

Figure 7.3 and 7.4 show two examples of noise spectra measured from two different sizes of ELTs. The noise spectrum diagrams of the enclosed-gate transistor in DUT0, L = 1.0 µm, W = 3.95 µm,  $V_{gs} = 0.6$  V,  $V_{ds} = 0.1$  V, 0.2 V, 0.3 V, 0.4 V, 0.5 V, 0.6 V and 0.7 V, are shown in Figure 7.3. The noise spectrum diagrams of the enclosed-gate transistor in DUT0, L = 0.21 µm, W = 2.23 µm,  $V_{gs} = 0.6$  V,  $V_{ds} = 0.1$  V, 0.2 V, 0.3 V, 0.2 V and 0.3 V, are shown in Figure 7.4. When  $V_{ds}$  is 0.1 V, the transistor is in weak inversion.




Figure 7.3: An example of noise versus frequency diagram of an enclosed-gate transistor in DUT0,  $L = 1 \mu m$ ,  $W = 3.95 \mu m$ ,  $V_{gs} = 0.6 V$ ,  $V_{ds} = 0.1 V$  (black curve), 0.2 V (green curve), 0.3 V (yellow), 0.4 V (red curve), 0.5 V (dark blue curve), 0.6V (pink curve) and 0.7 V (light blue curve).




Figure 7.4: An example of noise versus frequency diagram of an enclosed-gate transistor in DUT0,  $L = 0.21 \mu m$ ,  $W = 2.34 \mu m$ ,  $V_{gs} = 0.6 V$ ,  $V_{ds} = 0.1 V$  (black curve), 0.2 V (green curve) and 0.3 V (red curve).

An example of noise versus frequency diagram of an enclosed-gate transistor in DUT0,  $L = 0.21 \ \mu\text{m}$ ,  $W = 2.34 \ \mu\text{m}$ ,  $V_{gs} = 0.6 \ \text{V}$ ,  $V_{ds} = 0.1 \ \text{V}$ , 0.2 V, before and after radiation, is shown in Figure 7.5. From the curves, it is noticed that the overall noise after irradiation shifts a limited amount, which can also be observed in Table 7.1.




Figure 7.5: An example of noise versus frequency diagram of an enclosed-gate transistor in DUT0,  $L = 0.21 \,\mu\text{m}$ ,  $W = 2.34 \,\mu\text{m}$ ,  $V_{gs} = 0.6 \,\text{V}$ ,  $V_{ds} = 0.1 \,\text{V}$ , 0.2 V, before and after radiation, represented by black, green, red and blue curves, respectively.

The channel thermal noise and  $K_a$  are extracted and listed in table 7.1, from the enclosedgate transistors (length is 1 µm) in DUT0 with different drain voltages, before and after irradiation. Channel thermal noise decreases with increasing drain current (increasing  $V_{ds}$ ), and with the corresponding increase in transconductance. This trend demonstrates the theory in Equation 7.6. The 1/*f* noise coefficient K<sub>a</sub> extracted from the measurements of the noise spectrum is technology-depend as shown in the table. From the table, one can also observe that the channel thermal noise also increases after certain dose of radiation. However, the increased amount does not exceed 15 per cent at 29 kGy(SiO<sub>2</sub>) absorbed dose.

V <sub>ds</sub> (V)	Parameters	<b>Before Radiation</b>	After Radiation
0.2	Channel thermal noise (nV/Hz <sup>0.5</sup> )	3.33	3.65
	$K_a (C^2/m^2)$	6.76E-29	6.25 E-29
	Alpha	0.84	0.82
	Chi-square	< 50/396	< 10/396
0.3	Channel thermal noise (nV/Hz <sup>0.5</sup> )	3.38	3.70
	$K_a(C^2/m^2)$	5.07E-29	5.13E-29
	Alpha	0.77	0.77
	Chi-square	< 50/396	< 10/396
0.4	Channel thermal noise (nV/Hz <sup>0.5</sup> )	2.6	2.91
	$K_a(C^2/m^2)$	3.26E-29	3.06E-29
	Alpha	0.77	0.760
	Chi-square	< 50/396	< 10/396
0.5	Channel thermal noise (nV/Hz <sup>0.5</sup> )	2.58	2.79
	$K_a(C^2/m^2)$	3.57E-29	2.71E-29
	Alpha	0.78	0.75
	Chi-square	< 50/396	< 10/396
0.6	Channel thermal noise (nV/Hz <sup>0.5</sup> )	2.51	2.74
	$K_a(C^2/m^2)$	2.83E-29	2.17E-29
	Alpha	0.77	0.75
	Chi-square	< 50/396	< 10/396
0.7	Channel thermal noise (nV/Hz <sup>0.5</sup> )	2.55	2.74
-	$K_a(C^2/m^2)$	4.06E-29	2.89E-29
	Alpha	0.80	0.76
	Chi-square	< 50/396	< 10/396

Table 7.1: Extracted channel thermal noise and  $K_a$ , from the enclosed-gate transistors (length is 1  $\mu$ m) in DUT0 with different drain voltages, before and after 29 kGy(SiO<sub>2</sub>) absorbed dose irradiation.

# Chapter 8 Configurable SRAM Macro Design to Resist Total Dose Effects

Many ASICs and SOCs used in radiation environments require the use of rather large memories [Klo02, Fre98]. Using the special layout techniques (ELTs and guard rings), the memories can be designed to guarantee robustness against total dose effects over the lifetime of the chips. The lack of SRAM blocks and the absence of design automation tools for generating customized SRAM blocks that employ the radiation tolerant layout rules are the primary motivation for the work presented in this chapter.

This chapter presents a size-configurable architecture for embedded SRAMs in radiationtolerant, 0.18 µm CMOS, ASIC designs. A digital library is developed by systematically using ELTs and guard rings to reduce leakage currents. Physical layout data includes a memory cell array and abutted peripheral blocks: column address decoder, row address decoder, timing control logic, I/O circuitry and power lines. Some blocks are reconfigurable to accommodate various word counts and bit capacities.

During the design, some low power techniques are adopted [Ito95], such as address transition detection, divided word lines, and self-timing circuitry. The divided word line scheme [Yos83, Min84] is an effective way to reduce power consumption through the partial activation of multi-divided word lines. A dynamic divided word line (DDWL) scheme [SAK84], which combines a divided word line structure and an automatic power down (APD) scheme, is used in the design [Soo85]. In order to implement the APD function, a word line is activated dynamically by a pulse wider than the access time.

A test chip of a SRAM macro-cell has been designed, simulated and fabricated.

#### 8.1 Memory architecture

The internal architecture of the SRAM design is shown in Figure 8.1. It consists of an array of static memory cells coupled with the necessary write and read logic, a global row decoder, a column decoder, a set of buffers for the addresses and the data input ports,

latches for the data output ports and self-timed logic circuitry controlling the operation of the SRAM macro-cell.




Figure 8.1: Block diagram of the SRAM architecture.

The cells in the memory array are accessed by the row decoder which selects the word line, and by the column decoder which selects the appropriate bit lines. The row decoder has a fixed size of 128 word lines and uses the seven least significant bits of the addresses. The remaining addresses are routed to the column decoder and block decoders.

The advantages of a CMOS static RAM over a dynamic RAM lie in its higher speed, lower power, and highly reliable operation. The disadvantages are larger cell sizes, and hence lower storage density. The proposed SRAM is asynchronous, meaning that there is no external clock signal for the proposed SRAM. An address transition detector (ATD) is incorporated in the SRAM to generate the activation pulse for the ATD function. This ATD also triggers equalization of bit lines (BLs) and sense lines (SLs) to prepare for a fast access time [Sak84].

## 8.2 Memory cell design

The memory cell is based on a conventional cross-coupled inverter design. The sizes of NMOS transistors are much larger than those of the PMOS in the inverters, so that it is harder to write to the cells. In this way, the cell is more tolerant to single-event upset. The cells use PMOS transistors as access devices for ease of layout. All of the NMOS transistors are laid out with enclosed-gate transistors and are separated with guard rings. The size is  $6.9 \times 8.4 \,\mu\text{m}^2$ . The layout is shown in Figure 8.2.





Figure 8.2: Layout of a SRAM cell with ELTs and guard rings.

#### 8.3 A digital library with ELTs and guard rings

In order to systematically use NMOS ELTs in the SRAM, a digital library was developed. It includes the basic components for building the circuit. Various fan-outs of inverters and buffers are included in the library. Buffers include two or three stages of inverters with carefully sized transistors according to the different fan-outs. The library has 2-input and 3-input NOR, OR, NAND, AND, XOR gates with a fan-out of one. Various gate fan-outs were realized by using different buffer sizes to hasten the design process. D flip-flops and registers were also developed. The ratios of the NMOS and PMOS transistors were carefully designed so that the rising time and falling time are relatively equal. All the NMOS transistors were laid out with enclosed-gate transistors, and guard rings were placed around PMOS transistors and P type guard rings were placed around PMOS transistors and P type guard rings were placed around PMOS transistors and P type guard rings were placed around PMOS transistors and P type guard rings were transistors. Figure 8.3 shows the layouts of some gates developed, namely, an inverter with a fanout of one, a two-input NOR gate with a fanout of one, a two-input NOR gate with a fanout of one, a two-input NOR gate with a fanout of one, and three-input NOR gate with a fanout of one.






Figure 8.3: (A) Layout of a two-input NAND gate with one fanout of one; (B) layout of a two-input NOR gate with a fanout of one; (C) layout of an inverter with a fanout of one; (D) layout of three-input NOR gate with a fanout of one.

#### 8.4 Divided word line structure

The divided word line scheme was adopted to minimize power consumption. The word line has a hierarchical structure of two levels, namely global and local word lines [Yos83], as shown in Figure 8.4. Some of the addresses are decoded to activate the global word line and the remaining address lines are decoded by a block decoder to activate the vertical block enable lines. The local word line buffers receive the enable signals from the block decoder and drive the selected local word line in a selected block for read or write operation. Since the global word line is relatively small, reducing the access time. The global word line is laid out by a metal layer, which also reduces the delay. Low power dissipation is expected because only one local word line is selected at a time, so only a small number of memory cells are activated. In the  $1k \times 9$  bit test chip configuration, there are four  $256 \times 9$  bit blocks, which will be activated only one at a time, so the current reduction compared to a conventional architecture is  $\frac{1}{4}$ . When a larger memory capacity is required, there are more blocks needed, and more power can be saved by using this structure.




Figure 8.4: Block diagram of the divided word line structure.

#### 8.5 Automatic power down function

When an address changes, the address transition detector creates two types of timing signals, namely equalization clocks and activation clocks. The activation signals include sense amplifier activation clocks (ENSA and ENMA) and a word line activation clock (WLactive), which have a pulse width wider than the access time. The clock controlled word lines are one of the main features of the DDWL scheme. These activation signals control global and local word lines, two-stage sense amplifiers, so as to turn off all the DC pathes after a read or write operation is over. Consequently, no DC power is consumed when the SRAM is in idle state. This is the principle of the automatic power down function. A schematic of the core part and a rough sketch of internal waveforms are shown in Figure 8.5.




Figure 8.5: A schematic of the core part and a rough sketch of internal waveforms.

#### 8.6 Sense amplifiers and equalization

There are two main types of sense amplifiers: latch-type and current mirror amplifiers. The latch-type is commonly used in dynamic RAMs because of its relatively smaller size to be able to fit into the narrower column pitches of dynamic RAMs. The disadvantage is that the timing of the latch clock is very critical. The latch timing should come after the slowest memory cell pushes out the stored information to the bit lines; otherwise, a malfunction could occur. On the other hand, it would also degrade the access time if the latch timing comes too late. The current mirror amplifiers are essentially static. There is no constraint on latch timing. Moreover, the relatively small voltage swing of the bit lines is indispensable for fast equalization and precharge. Based on these considerations, the current mirror sense amplifier approach is used in this design.

Corresponding to the divided word line scheme, a hierarchical structure is also adopted for sense lines, namely bit lines and main sense lines. This double sense line structure reduces the capacitance of main lines so as to reduce the sensing delay.

A two-stage current-mirror sense amplifier is used to achieve fast sensing. The schematics are shown in Figure 8.6. The local sense amplifier senses the voltage differences between bit lines, and drives the differential main sense lines (MS, MS\_). The main sense amplifier is used to sense the main sense lines.

The bit lines and sense lines are equalized and precharged by using equalization clocks (BE) and (ME), before information is read out from the memory cells. This is shown in Figure 8.5. The equalization is done in parallel with address pre-decoding, adding no extra delays to the sense operation. In fact, it reduces the access time, because considerable time is required to cancel the effect of previous data if there is no equalization.




Figure 8.6: (A) The schematic of local current mirror sense amplifier; (B) the schematic of main current mirror sense amplifier.

### 8.7 Performance and other features

A 1k word deep by 9 bit wide word SRAM test chip was designed and fabricated. The layout is shown in Figure 8.7. The memory array consists of four  $256 \times 9$  bit blocks.




Figure 8.7: Layout of the  $1k \times 9bit$  SRAM test chip. The right part in the core is the memory arrays and row/column decoders; the left part is the peripheral circuits of the memory.

The internal timing of the SRAM macro cell is completely asynchronous and self-timed. The timing logic uses a combination of hand shaking and transition detection to realize internal timing loops. Figure 8.8 shows the timing diagram for a write followed by a read operation.

To write into the cell, data are placed on the BL and BL\_ lines by the appropriate write signal (WE0). Then the selected word line is activated (SWL0). This would force the appropriate memory cell to flip into the state represented on the bit lines. During the writing operation, the two stages of sense amplifiers are also enabled by (ENSA) and (ENMA) to output the bit line data to the output data bus, so as to update the output bus according to the updated addresses.

A read is performed by generating a short pulse of equalization signal (SBE), to equalize the bit lines and sense lines. This will set both BL and BL\_ to high. During this time, the row decoder is decoding the addresses at the same time. After the equalization signal is low again, the desired local word line (SWL0) is selected with the combination of the appropriate block select signals. The local sense amplifier (ENSA) and main sense amplifier (ENMA) are also enabled. At this time, the data in the selected cell will pull either the BL or BL\_ line to low and be amplified at local and main amplifiers.

Organization	1k x 9 bit
Process	0.18 μm CMOS
Supply voltage	1.8 V
Address access time	8 ns
Chip select access time	8.4 ns
Chip size	$1.5 \text{ x} 1.5 \text{ mm}^2$
Cell size	$6.9 \text{ x } 8.4  \mu\text{m}^2$

Some typical characteristics are listed below in table 8.1.

Table 8.1:Some characteristics for the SRAM. The timing parameters are measuredfrom simulation.






Figure 8.8: The timing diagram for a write followed by a read operation.

# Chapter 9 SRAM Design to Guard Again Single-event Effects

This chapter presents an investigation of an SRAM design to guard again SEU using a 0.18 µm commercial CMOS technology to reduce costs and improve performance. As shown in previous chapters, total dose effects and single-event latch-up are less significant and can be prevented by systematically using guard rings and edgeless devices. On the other hand, SEU becomes more significant in deep submicron technologies than older ones because of the decreased critical charge, as discussed in chapter 3. Many strategies based on circuit design approaches have been introduced to harden microelectronic circuits against the SEU in micron technologies. They need to be fully evaluated with deep submicron technologies and an optimal approach is to be introduced.

#### 9.1 SRAM hardening techniques

There are many techniques to hardening the SRAM to guard against SEU. Two common solutions are: using enhanced critical charge hardening techniques and redundant circuit hardening techniques. These two solutions are studied and compared in the following sections.

### 9.1.1 SRAMs using enhanced critical charge hardening techniques

The enhanced critical charge hardening techniques includes increasing the transistor drive, capacitive hardening, and resistive hardening.

High drive transistors can quickly remove/replace SEU injected charge, shortening the time duration of the disturbance. Large high drive transistors also have increased node capacitance, which reduces the voltage excursions caused by the SEU injected charge [Whi93]. Increasing the capacitance of critical nodes to reduce the voltage change due to SEU injected charge is the basic concept behind capacitive hardening of circuits [Ma89]. Power is consumed when charging/discharging circuit capacitance each time the logic level of a node changes. Increasing circuit capacitance due to high drive transistors or

other capacitive hardening methods also increases the dynamic power consumption of the circuit. Designing a cell to reject short duration signals places a constraint on the maximum speed at which the circuit can operate. With the decreasing feature size, i.e. in deep submicron technologies, node capacitance also decreases. With the increasing sizes of NMOS transistors, the SRAM cell is more difficult to write and makes the cell more hardened. The simulation result is discussed in the next section.

Resistive hardening involves the use of resistors in the memory element feedback paths, to create, in conjunction with the gate capacitance, a low pass filter to reject the effects of SEU while passing the longer duration legitimate signals [Die82]. The schematic is shown in Figure 4.5. The feature size assumed in [Die82] is 2  $\mu$ m. According to the design of [Die82], it is possible to design an RC filter to reject SEUs and still allow the circuit to operate at hundreds of megahertz. The resistances required to provide SEU immunity are typically 100 k $\Omega$  to 1 M $\Omega$ , requiring high resistivity polysilicon in order to keep the resistor elements small. The disadvantage is that the approach is subject to wide resistance variations across a generally accepted variation in commercial processing parameters. This problem is further exacerbated by a very large negative temperature coefficient.


With the decreasing feature size of the deep submicron technologies, the gate capacitance of transistors decreases. It can be predicted that the resistances required of the polyresistor will increase. Such a cell was laid out using 0.18  $\mu$ m technology. The cell performance was studied and simulated with HSPICE in Cadence. The results are discussed in the next section and compared with those of other techniques.


### 9.1.2 SRAMs using redundant circuit hardening techniques

Two fundamental concepts are used to design SEU immune storage cells using conventional CMOS process. First, redundancy in the memory circuit maintains a source of uncorrupted data after a SEU. Second, data in the uncorrupted section provides specific "state restoring" feedback to recover the corrupted data.

There are two types of storage cell designs implementing these principles. The first type combines the three main techniques for upset hardening: the use of NMOS or PMOS redundant latches, the use of single-transistor feedback loops to obtain state-dependent active feedback circuits, and the use of ratioed inverters to avoid transient pulse propagation. The typical cell of this type is called a heavy ion tolerant (HIT) cell [Vel94]. The schematic is shown in Figure 9.1A. Testing showed that the hardened HIT cell design is less sensitive to upsets at least by a factor of 10 than the standard cell design [Vel 94]. The drawbacks of this kind of storage cell are: high area overhead, high power dissipation, and critical ratioed transistors sizing in order to achieve upset immunity. This storage cell introduced in [Vel94] was simulated and fabricated in a 1.2  $\mu$ m technology. It is necessary to evaluate its performance in deep submicron process. This storage cell was laid out with 0.18  $\mu$ m technology. The ratios of different size transistors were determined by Cadence simulation. Its performance was studied by HSPICE simulation. The results are listed and compared with those of other techniques in the next section.

The second type of storage cell is called the Dual Interlocked Storage Cell (DICE) [Cal96], which used a novel 4-node redundant structure. The schematic is shown in Figure 9.1B. The transistors can be scaled to the minimum size, and there is no direct DC path in the cell. So the power and area may be smaller than the other cell types. There is no single sensitive node in the circuit. This means that only when two nodes are affected simultaneously will an upset occur. This cell was laid out with 0.18 µm technology. Its performance was studied and evaluated by HSPICE simulation. The simulation results are shown and compared with those of other techniques in the next section.





(B)

Figure 9.1: (A) Schematic of a HIT SRAM cell; (B) Schematic of a DICE SRAM cell.

#### 9.2 Simulation results and discussions

The simulation technique involved the use of a trapezoidal, pulsed current source to emulate the subnanosecond dynamics of prompt charge collection at sensitive latch nodes. All simulations were run with nominal device parameters, minimum supply voltage levels and at specified temperatures. In this way, the response of the circuit to a single event could be evaluated and the minimum amount of excess charge collected by the sensitive latch node needed to cause an upset could be ascertained. The current pulses are described with full width at half maximum, FWHM = 0.1 ns with its amplitude (I<sub>ampl</sub>) adjusted to determine the critical charge for upset (Q<sub>crit</sub>). The total charge deposited on the sensitive latch node is then simply


$$Q_{coll} = 0.1 \times 10^{-9} \times I_{ampl} , \qquad (9.1)$$

where the unit for  $Q_{coll}$  is pC,  $I_{ampl}$  is mA. This equation will be used for all the calculations of critical charge. All the simulations are performed at room temperature.

### 9.2.1 Enhanced critical charge hardening techniques

This technique can be realized by increasing the size of NMOS transistors in a SRAM cell. The simulation is performed using HSPICE in Cadence. Table 9.1 shows the NMOS transistor width versus the critical charge.

NMOS transistors width	Critical charge		
(nm)	(pC)		
220	0.0142		
660	0.0328		
8000	0.4		



From the Figure 9.2, one notices that the critical charge is directly proportional to the size of the NMOS transistors in the SRAM cell. This relationship is described by the following equation:

$$Q_{crit} = C_s \cdot \Delta V_{crit}, \qquad (9.2)$$

where  $Q_{crit}$  is the critical charge,  $C_s$  is the storage capacitance, and  $\Delta V_{crit}$  is the largest swing which can be operated without losing the stored information.




Figure 9.2: NMOS transistors width versus critical charge in a SRAM cell.

The maximum amount of charge that can be collected at a node does not exceed 3.0 pC for many radiation-hardened CMOS techniques [Hen87]. With this technique, the critical charge obtained (0.4 pC) is far less than this amount even if the size is very large (8.0  $\mu$ m for 0.18  $\mu$ m process). So it is not applicable to the cases that SEUs are caused by heavy ions, which normally can cause huge charge collection in a node.

### 9.2.2 Redundant circuit hardening techniques

The HIT, DICE and resistor-hardened cells have been developed and laid out in Cadence to investigate their performance. Table 9.2 shows the size of each transistor in a HIT cell, as each transistor has to be carefully sized to make the cell function properly. A standard SRAM cell with the minimum size transistors was also developed and analyzed as a base case to compare with the other cells. These four types of SRAM cells were simulated with HSPICE in Cadence, and compared with respect to their electrical characteristics, such as critical charge, power, read time, write time and area in order to evaluate their performance.

NMOS	W (μm)	L (µm)	PMOS	W (μm)	L (µm)
MN1	0.61	0.18	MP1	1.2	0.18
MN2	0.61	0.18	MP2	1.2	0.18
MN3	1.05	0.18	MP3	0.51	0.18
MN4	1.05	0.18	MP4	0.51	0.18
MN5	0.61	0.18			
MN6	0.61	0.18			
MN7	0.82	0.18			
MN8	0.82	0.18			

Table 9.2: Transistor sizes for the HIT cell.

The power simulation technique involved the use of a resistor whose resistance can be neglected. SRAM cells are connected to a power supply through the resistor. The power is calculated through the current waveforms passing through the resistor in a complete write-read cycle, which includes operations of read, write and pre-charge. Then the power consumed at 100 MHz can be calculated. Power includes static and dynamic powers. Static power is obtained from the static part of current waveforms and the dynamic power is calculated from the pulses of the current waveforms. The charge in the

pulses was calculated and converted to current so that the dynamic power could be obtained.

The write and read times provide a good measure of the functional response of the circuit. The write time is the time interval defined from the midpoint of the rising edge of an activated word line pulse to the midpoint of the rising edge of the feed-forward response of the latch node. The read time is the time interval defined from the midpoint of the rising edge of an activated word line pulse to the midpoint of the rising edge of the bit line. Area is measured directly from the layout of the cells. Table 9.3 lists the parameters for cells measured from simulations. STD-cell is a SRAM cell with minimum sizes. RES-cell is referred to as a SRAM cell designed in resistor-hardening techniques.

Cell type	Write time	Read time	Q <sub>crit</sub> (pC)	Area (µm <sup>2</sup> )	Power (µW)
	(ns)	(ns)			
STD	1.26	2.47	0.013	21	0.024
RES	3.01	2.37	>5	75	0.084
HIT	1.71	1.73	>5	68	0.31
DICE	1.03	1.93	>5	33	0.046

Table 9.3:Parameters for each studied cell.

From the Table 9.3, it can be noticed that all of the three hardened cells have very high critical charge (more than 5 pC). The write time of the DICE cell is the smallest among all of the studied cells. Its read time is only slightly larger than HIT cell. Its area has 50 per cent overhead compared to the standard cell, but is much smaller than other hardened cells. Its power is almost twice larger than the standard cell, but is much smaller than other smaller than other hardened cells. One can conclude that DICE cell has overall better performance than other hardened cells.

## Conclusions

During the last decade, vendors of radiation-hardened semiconductor technologies have faced a considerable reduction in the military market. The space community has focused its interest more on the use of Commercial-Off-The-Shelf (COTS) components rather than the highly expensive and less advanced components that they traditionally used in the past. As a consequence of this evolution, several semiconductor companies have abandoned the radiation-hard electronics market and now only a handful of companies in the world offer radiation-hard technologies suitable for radiation-hardened ASICs. Therefore, an alternative approach based on radiation-tolerant design techniques in a deep submicron CMOS technology has been investigated by the European Organization for Nuclear Research. Using a 0.25 µm technology and a layout approach (ELTs and guard rings) has proven to be an effective way to resist total dose effects.

This thesis confirms that the 0.18  $\mu$ m CMOS technology (gate oxide thickness of 4.3 nm), combined with ELTs and guard rings, can effectively resist total dose effects to a very high level (more than 70 kGy(SiO<sub>2</sub>)). The possibility of using such an approach fits well with the natural trend of CMOS technologies, which have been continuously scaling down. The thin gate oxides of submicron technologies are indeed inherently more radiation tolerant than the thicker oxides present in less advanced technologies. Using a commercial deep submicron technology to build up radiation-hardened circuits introduces several other advantages compared to a dedicated radiation-hard technology. These are:

- State of the art technology (density, speed, many interconnection layers);
- Reduced power consumption;
- High yield and reliability;
- Low cost.

Other beneficial effects brought about by scaling down a technology include reducing the sensitivity to single-event latch-up and improving the general performance of the transistors.

On the other hand, a further scaling down of CMOS technologies could introduce new problems. Single-event upset sensitivity increases with scaling down a technology. Memory cells and logic are more easily disrupted by radiation. A further reduction of the power supply voltage, for example, can have an influence on the dynamic range, which in turn, reduces the noise margin for digital circuits. Moreover, deep submicron transistors introduce more effects (hot carrier effects, short channel effects), which need more modeling efforts, as well as new CAD tools to comply with the increased design complexity.

After reviewing the advantages and disadvantages brought about by scaling down, the research contributions of this work can be described as follows. The main contribution of this thesis is the development and confirmation of a radiation tolerant layout approach with 0.18 µm technology. To make extensive use of ELTs and guard rings to design ASICs for radiation environment applications in a deep submicron technology, a certain number of issues had to be investigated.

In chapter 5, some modeling issues were studied in order to utilize an enclosed geometry instead of a standard rectangular geometry. In particular, the modeling of the aspect ratio was evaluated and the asymmetries related to the ELTs (e.g., the output conductance) were also studied. In chapter 6, radiation tests were done on the ELTs with 0.18  $\mu$ m technology to prove the effectiveness of the ELT and guard rings approach. The threshold voltage, leakage current, transconductance and subthreshold slope were extracted. A very limited degradation was noticed after absorption of an almost 70 kGy(SiO<sub>2</sub>) dose. Noise is also a crucial parameter for analog designers, and in particular is very important for the front-end circuit of a particle detector. A study was performed by an extensive evaluation of the noise performance of the 0.18  $\mu$ m technology (chapter 7). An investigation was conducted into the effects of the transistor inversion conditions and irradiation on noise

levels up to a total dose of 50 kGy(SiO<sub>2</sub>). The noise shift induced by radiation was less than 15 per cent. The results pave the way for analog applications using ELTs with 0.18  $\mu$ m technology.

With the knowledge developed in chapters 5, 6 and 7, more complex circuits can be designed. A digital library was developed using ELTs and guard rings to reduce the leakage current. A configurable SRAM architecture was introduced in chapter 8. Some low-power design approaches were adopted. A  $1k \times 9bit$  SRAM test chip was designed, simulated and fabricated. Single-event upset became more serious for memory in radiation environments with the use of scaled down technologies. Commercial SRAM cells were even more sensitive to single-event upset than DRAM cells with current deep submicron technologies. SRAM cell hardening techniques were studied and evaluated in chapter 9, and the best solution with the current technology was presented.

To conclude this thesis, I would like to make one final point. FPGAs have become more and more popular in digital design because of their flexibility. The demand for radiationhardened FPGA has also increased in both the space and military communities. The layout approach presented in this thesis can easily be used in FPGA architecture by developing a digital library with ELTs and guard rings. In this way, FGPA tolerance of total dose effects can be enhanced using commercial deep submicron technologies. Moreover, the configurable SRAM (or SRAM generator) with ELTs and guard rings can also be easily embedded into the FPGA. In this way, it opens a new area for radiationhard FPGA design.

## **Bibliography**

- [Abi86] A. A. Abidi, "High-Frequency Noise Measurements on FETs with Small Dimensions", *IEEE Transactions on Electron Devices*, vol. 33, no. 11, pp. 1801-1805, November 1986.
- [Ale96] D. R. Alexander, "Design issues for radiation tolerant microcircuits for space", Notes of the Short Course of the IEEE Nuclear and Space Radiation Effects Conference, Indian Wells (California), July 1996, Section V.
- [All94] M. Allenspach, J. R. Brews, I. Mouret *et al.*, "Evaluation of SEGR threshold in power MosFets", *IEEE Transactions on Nuclear Science*, vol. 41, no. 6, December 1994, pp. 2160-2166.
- [Ane97] G. Anelli, M. Campbell, C. Dachs et al., "Total Dose behaviour of submicron and deep submicron CMOS technologies", Proceedings of the Third Workshop on Electronics for LHC Experiments (LEB97, London, England, September1997), pp. 139-143.
- [Ane99] G. Anelli, M. Campbell, M. Delmastro *et al.*, "Radiation Tolerant VLSI Circuits in Standard Deep Submicron CMOS Technologies for the LHC Experiments: Practical Design Aspects", presented at the IEEE Nuclear and Space Radiation Effects Conference (NSREC '99, Norfolk, Virginia, USA, July 1999), *IEEE Transactions on Nuclear Science*, vol. 46, no. 6, December 1999, pp. 1690-1696.
- [Ane99a] G. Anelli, "Radiation Tolerant VLSI Circuits in Standard Deep Submicron CMOS Technologies", 2000, Ph.D thesis.

- [Bac84] G. Baccarani, M. R. Wordeman and R. H. Dennard, "Generalized Scaling Theory and its Application to a ¼ Micrometer MOSFET Design", *IEEE Transactions on Electron Devices*, vol. 31, no. 4, April 1984, pp. 452-462.
- [Bea95] J. Beaucour, "Effects des rayonnements sur les composants électroniques: aspects fondamentaux", Notes of the Short Course of the 3nd European Conference on Radiation and its Effects on Components and Systems, Arcachon (France), September 1995, Short Course 1, second part, pp. 43-59.
- [Bes94] D. Bessot, R. Velazco, "Design of SEU-hardened CMOS memory cells: the HIT cell", Proceedings of the 2<sup>nd</sup> European Conference on Radiation Effects on Devices and Systems (RADECS 93, St. Malo, France, 13-16 September 1993), pp. 563-570.
- [Bre80] J. R. Brews, W. Fichtner, E. H. Nicollian and S. M. Sze, "Generalized Guide for MOSFET Miniaturization", *IEEE Electron Device Letters*, vol. 1, no. 1, January 1980, pp. 2-3.
- [Bru69] J. S. Brugler and P. G. A. Jespers, "Charge pumping in MOS devices," *IEEE Trans. Electron Devices*, vol. ED-16, p. 297, 1969.
- [BSIM97] Y. Cheng *et al*, "BSIM3v3 Manual", *University of California*, Berkeley, 1996. On line http://rely.eece.berkeley.edu/
- [Cal96] T. Calin, M. Nicolaidis, R. Velazco, "Upset Hardened Memory Design for Submicron CMOS Technology", *IEEE Transactions on Nuclear Science*, vol. 43, no. 6, December 1996, pp. 2874-2878.
- [Cam99] M. Campbell, G. Anelli, M. Burns *et al.*, "A pixel readout chip for 10-30 Mrad in standard 0.25 µm CMOS", *IEEE Transactions on Nuclear Science*, vol. 46, no. 3, June 1999, pp. 156-160.

- [Can91] J. Canaris, "An SEU immune logic family", Proceedings of the third NASA symposium on VLSI design, Moscow, Idaho, USA, October 1991, pp. 2.3.1-2.3.12.
- [CER] CERN, "Tutorials on Radiation Effects", *ATLAS Radiation Hard Electronics Web Page*, the content can be found at the URL: http://atlas.web.cern.ch/Atlas/GROUPS/FRONTEND/radhard.htm#Tutori als
- [Cha80] P. K. Chatterjee, W. R. Hunter, T. C. Holloway and Y. T. Lin, "The Impact of Scaling Laws on the Choice of n-Channel or p-Channel for MOS VLSI", *IEEE Electron Device Letters*, vol. 1, no. 10, October 1980, pp. 220-223.
- [Cha91] Z.Y. Chang and W.M.C. Sansen, "Low-noise wide-band amplifiers in bipolar and CMOS technologies", Kluwer Academic Publishers, 1991.
- [Cit99] S. Cittolin, "LHC experiments: Data Communication and Data Processing systems", presentation given at the 1999 CERN School of Computing, 12-25 September 1999. See the URL: http://cmsdoc.cern.ch/cms/TRIDAS/distribution/3.Misc/talks/CSC99.pdf
- [Cri99] D. L. Critchlow, "MOSFET Scaling The Driver of VLSI Technology", *Proceedings of the IEEE*, vol. 87, no. 4, April 1999, pp. 659-667.
- [Dav95] B. Davari, R. H. Dennard and G. G. Shahidi, "CMOS Scaling for High Performance and Low Power – The Next Ten Years", *Proceedings of the IEEE*, vol. 83, no. 4, April 1995, pp. 595-606.

- [Den74] R. H. Dennard, F. H. Gaensslen, H.-N. Yu *et al.*, "Design of Ion-Implanted MOSFET's with Very Small Physical Dimensions", *IEEE Journal of Solid-State Circuits*, vol. 9, no. 5, October 1974, pp. 256-268.
- [Die82] S. E. Diehl, J. E. Ochoa, P. V. Dressendorfer *et al.*, "Error analysis and prevention of cosmic ion induced errors in CMOS RAM", *IEEE Transactions on Nuclear Science*, vol. 29, no. 6, December 1982, pp. 2032-2039.
- [Din77a] A. G. F. Dingwall and R. E. Stricker, "C<sub>2</sub>L: A New High-Speed High-Density Bulk CMOS Technology", *IEEE Journal of Solid-State Circuits*, vol. 12, August 1977, pp. 344-349.
- [Din77b] A. G. F. Dingwall, R. E. Stricker and J. O. Sinniger, "A High Speed Bulk CMOS C<sub>2</sub>L Microprocessor", *IEEE Journal of Solid-State Circuits*, vol. 12, October 1977, pp. 457-462.
- [Doy93] Brian S. Doyle, et al, "Characterization of Oxide Trap and Interface Trap Creation During Hot-Carrier Stressing of n-MOS Transistors Using the Floating-Gate Technique", IEEE Electron Device Letters, vol. 14, No. 2, February, 1993.
- [Dre98] P.V. Dressendorfer, Basic mechanism for the new millennium, *Section III* of the 1998 IEEE NSREC Short Course, Newport Beach, 20<sup>th</sup> July, 1998.
- [Duf92] C. Dufour, P. Garnier, T. Carriere and J. Beaucour, "Heavy Ion induced Single Hard Error on sub micronic memories", *IEEE Transactions on Nuclear Science*, vol. NS-39, no. 6, December 1992, pp. 1693-1697.
- [Elm82] Y. El-Mansy, "MOS Device and Technology Constraints in VLSI", *IEEE Transactions on Electron Devices*, vol. 29, no. 4, April 1982, pp. 567-573.

- [Eng96] Eugene Normand, Boeing Defense & Space Group, "Single Event Upset at Ground Level", *IEEE Transactions on Nuclear Science*, vol.43, No. 6, December 1996.
- [Fac99] F. Faccio, *et al*, "Single Event Effects in Static and Dynamic Registers ina 0.25 µm CMOS Technology", *IEEE Transactions on Nuclear Science*, vol.46, No. 6, December 1999.
- [Fin] Igor Filanovsky, "Noise of CMOS transistors", EE 633 lecture notes.
- [Fot97] D. Foty, "MOSFET modeling with SPICE, Principles and Practice", *Pretice Hall PTR*, Upper Saddle River, New Jersey 1997.
- [Fre98] C. Frey, et al, "A 1.0V 180Mhz 85 μM/Mhz 8kx16b SRAM in a standard
   0.25 μm CMOS", European Solid-State Circuits Conference 98.
- [Gin] Douglas Gingirch, "X-ray Accelerator Facility description", it can be found at the URL: http://www.phys.ualberta.ca/~gingrich/atlas/radiation.html
- [Gir00] A. Giraldo, A. Paccagnella, A. Minzoni, "Aspect ratio calculation in nchannel MOSFETs with a gate-enclosed layout", *Solid-State Electronics*, vol. 44, 1st June 2000, pp. 981-989.
- [Gir98] A. Giraldo, "Evaluation of Deep Submicron Technologies with Radiation Tolerant Layout for Electronics in LHC Environments", Ph.D. Thesis at the University of Padova, Italy, December 1998. It can be found at the URL: http://wwwcdf.pd.infn.it/cdf/sirad/giraldo/tesigiraldo.html

- [Gla77] S. Glasstone and P.J. Dolan, The effect of Nuclear Weapons, 3<sup>rd</sup> ed. Washington, DC: U.S. Dept. of Defenceand U.S. Dept. of Energy, 1977.
- [Gri82] P. Grignoux and R. L. Geiger, "Modeling of MOS Transistors with Nonrectangular-Gate Geometries", *IEEE Transactions on Electron Devices*, vol. 29, no. 8, August 1982, pp. 1261-1269.
- [Gro84] G. Groeseneken, H. E. Maes, N. Beltran, and R. F. de Keersmaecker, "A reliable approach to charge pumping measurements in MOS transistors", *IEEE Transactions on Electron Devices*, vol. ED-31, p. 42, 1984.
- [Has92] A. Hasnain and A. Ditali, "Building-in Reliability: Soft Errors A Case Study", Proceeding 30 International Reliability Physics Symposium, p.276, April 1992.
- [Hat85] H. Hatano and K. Doi, "Radiation-tolerant high-performance CMOS VLSI circuit design", *IEEE Transactions on Nuclear Science*, vol. 32, no. 6, December 1985, pp. 4031-4035.
- [Hat86] H. Hatano and S. Takatsuka, "Total dose radiation-hardened latch-up free CMOS structures for radiation-tolerant VLSI designs", *IEEE Transactions* on Nuclear Science, vol. 33, no. 6, December 1986, pp. 1505-1509.
- [Hen87] W. B. Henley and N. F. Haddad, "Manufacturable Radiation Hardened 1.0 µm CMOS Technology for DoD Applications,"1987 GOMAC Digest of Papers, Vol.13, No.1, pp. 115-118, October 1987.
- [Hew78] J. Hewitt *et al*, "Ames Collaborative Study of Cosmic Ray Neutrons: Mid-Latitude Flights", *Health Physics*, No. 34, 1978, p. 375.
- [Hoh87] J. H. Hohl and K. F. Galloway, "Analytical model for Single Event Burn

Out of power Mosfet", *IEEE Transactions on Nuclear Science*, vol. 34, no. 6, December 1987, pp. 1275-1280.

- [Hsi70] M. Y. Hsiao. "A class of optimal minimum odd-weight-column SEC-DED codes," *IBM J. Res. Develop.* 14, 395-401 (July 1970).
- [Ito95] K. Itoh, K. Sasaki, "Trends in Low-Power RAM Circuit Technology", *Proc. IEEE*, April 1995.
- [Jar98] P. Jarron, et al., "Deep Submicron CMOS Technologies for the LHC Experiment", presented at the 6<sup>th</sup> International Conference on Advanced Technology and Particles Physics, October 5-9, 1998, Villa Olmo, Como, Italy.
- [Jar99] P. Jarron, G. Anelli, T. Calin *et al.*, "Deep submicron CMOS technologies for the LHC experiments", *Nuclear Physics B (Proceedings Supplements)*, vol. 78, issues 1-3, August 1999, pp. 625-634.
- [Joh96] A. H. Johnston, "The Influence of VLSI Technology Evolution on Radiation-Induced Latchup in Space Systems", *IEEE Transactions on Nuclear Science*, vol. 43, no. 2, April 1996, pp. 505-521.
- [Joh98] A. H. Johnston, "Radiation Effects in Advanced Microelectronics Technologies", *IEEE Transactions on Nuclear Science*, vol. 45, no. 3, June 1998, pp. 1339-1354.
- [Kak86] T. Kakuta, and H. Yaqi, "Irradiation tests of electronic components and materials", 3<sup>rd</sup> International Workshop on Future Electron Devices, RDA/FED, Tokyo, 1986.

- [Kin83] J. H. King, "A novel approach to silicon gate CMOS device scaling", Solid-State Electronics, vol. 26, no. 9, 1983, pp. 879-881.
- [Klo02] K.Kloukinas, G. Magazzu, A. Marchioro, "A configurable Radiation Tolerant Dual-Ported Static RAM Macro, designed in a 0.26 µm CMOS technology for applications in the LHC environment", 8<sup>th</sup> workshop on electronics for LHC experiments, September 2002, CERN.
- [Lab96] K. A. LaBel and M. M. Gates, "Single-Event-Effect Mitigation from a System Perspective", *IEEE Transactions on Nuclear Science*, vol. 43, no. 2, April 1996, pp. 654-660.
- [Lac00] Ronald C. Lacoe, Jon V. Osborn, Rocky Koga, Stephanie Brown, Donals C.Mayer, "Application of Hardness-by-design Methodology to Radiation-Tolerant ASIC Technologies", *IEEE Transactions on Nuclear Science*, vol.47, No.6, p. 2334, December 2000.
- [Liu92] M. N. Liu, S. Whitaker, "Low power SEU immune CMOS memory circuits", *IEEE Transactions on Nuclear Science*, vol. 39, no. 6, December 1992, pp.1679-1684.
- [Ma89] T. P. Ma, P.V. Dressendorfer, "Ionizing Radiation Effects In MOS Device and Circuits", John Wiley & Sons, 1989.
- [Man02] M. Manghisoni, L. Ratti, V.Re, and V. Speziali, "Submicron CMOS Technologies for Low-Noise Analog Front-End Circuits", *IEEE Transactions on Nuclear Science*, vol 49, No. 6, August 2002.
- [May78] T. C. May and M.H. Woods, "A New Physical Mechanism for Soft Errors in Dynamic Memories", *Proceedings of International Reliability Physics Symposium*, p. 33, April, 1978.

- [Mcl82] F. B. Mclean and T. R. Oldham, "Charge funneling in N- and P-type substrates," *IEEE Transactions on Nuclear Science*, Vol. NS-29, pp.2018-2023, Dec. 1982.
- [Mcw86] P. J. McWorther and P. S. Winokur, "Simple technique for separating the effects of interface traps and trapped-oxide charge in metaloxidesemiconductor transistors", applied Physics Letters, vol. 48, no. 2, January 1986, pp. 133-135.
- [Min84] O. Minato, et al, " A 20 ns 64k CMOS Static RAM", IEEE Journal of Solid-state Circuits, Vol. sc-19, No. 6, December 1984.
- [Mul86] R. S. Muller and T. I. Kamins, *Device Electronics for Integrated Circuits*, J. Wiley & Sons, New York, 2<sup>nd</sup> ed., 1986.
- [Nak87] T. Nakamura *et al*, "Altitude Variation of Cosmic Ray Neutrons", *Health Physics,* No. 53, 1987, p.509.
- [Nap82] L. S. Napoli, R. K. Smeltzer, R. Donnelly and J. Yeh, "A Radiation Hardened 256\*4 Bulk CMOS RAM", *RCA Review*, vol. 43, September 1982, pp. 458-463.
- [Nor93] E. Normand and T. J. Baker, "Altitude and Laitude Variations in Avionics SEU and Atmospheric Neutron Flux", *IEEE Transactions on Nuclear Science*, vol. 40, 1993, p.1484.
- [Osb98] J. V. Osborn, R. C. Lacoe, D. C. Mayer and G. Yabiku, "Total Dose Hardness of Three Commercial CMOS Microelectronics Foundries", *IEEE Transactions on Nuclear Science*, vol. 45, no. 3, June 1998, pp. 1458-1463.

- [Pet] E. L. Petersen and P. W. Marshall, "Single event phenomenon in the space and SDI arenas", Naval Research Lab. (NRL) Tech. Presentation.
- [Pfi85] J. R. Pfiester, J. D. Shott and J. D. Meindl, "Performance Limits of CMOS ULSI", *IEEE Transactions on Electron Devices*, vol. 32, no. 2, February 1985, pp. 333-343.
- [RD49a] P. Jarron, G. Anelli *et al.*, 2<sup>nd</sup> RD49 Status Report, "Study of the Radiation Tolerance of IC's for LHC", CERN/LHCC/99-8, LEB Status Report/RD49, 8 March 1999.
- [RD49b] P. Jarron, G. Anelli *et al.*, 3<sup>rd</sup> RD49 Status Report, "Study of the Radiation Tolerance of IC's for LHC", CERN/LHCC/2000-003, LEB Status Report/RD49, 13 January 2000.
- [Rei82] G. Reimbold and P. Gentil, "White Noise of MOS Transistors Operating in Weak Inversion", *IEEE Transactions on Electron Devices*, vol. 29, no. 11, November 1982, pp. 1722-1725.
- [Rei83] A. Reisman, "Device, Circuit, and Technology Scaling to Micron and Submicron Dimensions", *Proceedings of the IEEE*, vol. 71, no. 5, May 1983, pp. 550-565.
- [Roc88] L. R. Rockett, "An SEU-hardened CMOS data latch design", *IEEE Transactions on Nuclear Science*, vol. 35, no. 6, December 1988, pp. 1682-1687.
- [RPC90] "Radiation Processing: state of art". Proceedings of 7<sup>th</sup> International Meeting on Radiation Processing. *Radiation Physics and Chemisrty, International Journal of Radiation applications and instrumentation*, part C, 35(1-6).

- [Sak84] T. Sakurai, et al, "A Low Power 46 ns 256 kbit CMOS Static RAM with Dynamic Double Word line", IEEE journal of solid state circuits, vol. sc-19, No.5, october, 1984.
- [Sak86] N. S. Sakes, N. G. Ancona, J.A. Molodo, "Generation of Interface States by Ionizing Radiation in Very Thin MOS Oxides", *IEEE Transactions on Nuclear Science*, vol.33, P.1185, December 1986.
- [Sch90] D. K. Schroeder, "Semiconductor Material and Device Characterization", New York: Wiley, 1990.
- [Sel87] P. Seller, "The Matching Condition for Optimum Thermal Noise Performance of F.E.T. Charge Amplifiers", *Rutherford Appleton Laboratory*, September 1987.
- [Sex85] F. W. Sexton and J. R. Schwank, "Correlation of Radiation Effects in Transistors and Integrated Circuits", *IEEE Transactions on Nuclear Science*, vol. 32, no. 6, December 1985, pp. 3975-3981.
- [Sha98] M. R. Shaneyfelt, P. E. Dodd, B. L. Draper and R. S. Flores, "Challenges in Hardening Technologies Using Shallow-Trench Isolation", *IEEE Transactions on Nuclear Science*, vol. 45, December 1998, pp. 2584-2592.
- [Shi83b] H. Shichijo, "A re-examination of practical performance limits of scaled nchannel and p-channel MOS devices for VLSI", *Solid-State Electronics*, vol. 26, no. 10, 1983, pp. 969-986.
- [SIA99] The International Technology Roadmap for Semiconductors, 1999 Edition.
   The document is sponsored by the Semiconductor Industry Association (SIA), the European Electronic Component Association (EECA), the

Electronic Industries Association of Japan (EIAJ), the Korean Semiconductor Industry Association (KSIA), and Taiwan Semiconductor Industry Association (TSIA), and can be found at the URL: http://notes.sematech.org/ntrs/Rdmpmem.nsf.

- [Sno00] W. Snoeys, G. Anelli, M. Campbell *et al.*, "Integrated Circuits for particle physics experiments", *IEEE Journal of Solid-State Circuits*, vol. 35, no. 12, December 2000.
- [Soo85] Lal C. Sood, et al, "A Fast 8Kx8 CMOS SRAM With Internal Power Down Design Techniques", IEEE Journal of Solid-State Circuits, vol. sc-20, No. 5, October 1985.
- [Spj83] W. N. Spjeldvik and P. L. Rothwell, "The Earth's radiation belts," AFGL-TR-83-0240, Air Force Geophysics Lab, Hanscom AFB, MA, Sept.29, 1983.
- [Sro82] J.R. Srour, "Basic mechanisms of radiation effects on electronic materials, devices and integrated circuits," DNA Tech. Rep. DNA-TR-82-20, Aug. 1982.
- [Ted92] S. Tedja, et al., "Noise Spectral Density Measurements of a Radiationhardened CMOS Process in the Weak and moderate Inversion", IEEE Transactions on Nuclear Science, vol. 39, no. 4, 1992, pp. 804-808.
- [Tsi99] Y. Tsividis, *Operation and Modeling of The MOS Transistor*, Second Edition, McGraw-Hill International Editions, 1999.
- [Val94] R.velazco, D. Bessot, S. Duzellier, R. Ecoffet, R. Koga, "2 CMOS Memory Cells Suitable for the Design of SEU-Tolerant VLSI Circuit",

*IEEE Transactions on Nuclear Science*, vol.41, No.6, p.2229, December 1994.

- [Van91] G. Van den bosh, G. V. Groeseneken, P. Heremans, and H. E. Meas, "Spectroscopic charge pumping: A new procedure for measuring interface interface trap distributions on MOS transistors," *IEEE Trans. Electron Devices*, vol. 38, p. 1820, 1991.
- [Vel94] R. Velazco, D. Bessot, S. Duzellier *et al.*, "Two CMOS Memory Cells Suitable for the Design of SEU-Tolerant VLSI Circuits", *IEEE Transactions on Nuclear Science*, vol. 41, no. 6, December 1994, pp. 2229-2234.
- [Vit96] E. A. Vittoz, Notes of the Advanced Engineering Course on CMOS & iCMOS IC Design, Lausanne, Switzerland, 19-23 August 1996.
- [VLS82] VLSI Laboratory, Texas Instruments Inc., Dallas (Texas, USA), "Technology and Design Challenges of MOS VLSI", *IEEE Journal of Solid-State Circuits*, vol. 17, no. 3, June 1982, pp. 442-448.
- [Wea87] H. T. Weaver, C. L. Axness, J. D. McBrayer *et al.*, "An SEU tolerant memory cell derived from fundamental studies of SEU mechanisms in SRAM", *IEEE Transactions on Nuclear Science*, vol. 34, no. 6, December 1987, pp. 1281-1286.
- [Whe94] C. F. Wheatley, J. L. Titus and D. I. Burton, "Single Event Gate Rupture in vertical power MosFets, an original empirical expression", *IEEE Transactions on Nuclear Science*, vol. 41, no. 6, December 1994, pp. 2152-2160.

- [Whi91] S. Whitaker, J. Canaris, K. Liu, "SEU hardened memory cells for a CCSDS Reed-Solomon encoder", *IEEE Transactions on Nuclear Science*, vol. 38, no. 6, December 1991, pp. 1471-1477.
- [Whi93] M. White, B. Bartholet, and M. Baze, "Automated Radiation Hard ASIC Design Tool", in Proceedings of the 5<sup>th</sup> NASA Symposium on VLSI Design, p. 11.4.1-11.4.8, Albuqureque, New Mexico, November 1993.
- [Wis93] D. Wiseman, J. Canaris, S. Whitaker et al., "Design and testing of SEU/SEL immune memory and logic circuits in a commercial CMOS process", Workshop Record of the 1993 IEEE Radiation Effects Data Workshop, July 1993, pp. 51-55.
- [Yos83] M. Yoshimoto, et al, "A 64kb CMOS RAM with Divided Word line Structure", ISSC Dig. of Tech Papers, pp 58-59, Feb. 1983.
- [Yu79] H.-N. Yu, A. Reisman, C. M. Osburn and D. L. Critchlow, "1 μm MOSFET VLSI Technology: Part I – An Overview", *IEEE Transactions* on Electron Devices, vol. 26, no. 4, April 1979, pp. 318-324.
- [Zie96] J. F. Ziegler *et al*, "IBM Experiments in Soft Fails in Computer Electronics (1979-1984)", *IBM J. Res. Develop*, 40, 1996, pp.3.