

# An IPMI-compliant control system for the ATLAS TileCal Phase-II Upgrade PreProcessor module

P. Zuccarello, F. Carrió Argós, A. Valero Biot, on behalf of the ATLAS Tile Calorimeter System  
Instituto de Física Corpuscular (CSIC-Universitat de València)

**Abstract**—The electronics of the hadronic calorimeter of the ATLAS detector (TileCal) is being redesigned as part of the work that will lead to the High Luminosity Large Hadron Collider (HL-LHC).

TileCal electronics is divided in front and back-end subsystems. While the front-end is inside the detector, the back-end is located off-detector inserted in an ATCA shelf. The main objective of this paper is to describe the work being carried out in the hardware management aspects of the back-end electronics of TileCal.

## I. INTRODUCTION

TileCal is the Tile hadronic calorimeter of the ATLAS experiment at the Large Hadronic Collider (LHC). The LHC upgrade program, currently under development, will culminate in the High Luminosity LHC (HL-LHC), which is expected to operate at about five times the LHC nominal instantaneous luminosity. Under this scenario, the readout electronics of the Tile calorimeter is being redesigned introducing a new readout strategy in order to cope with the new HL-LHC parameters [1,2].

The data generated inside the detector at every bunch crossing will be transmitted to the PreProcessor (PPR) boards [3] before any event selection is applied. The PPRs, planned to be located off-detector, will provide preprocessed trigger information to the ATLAS first level trigger (L1).

The PPR is the main interface between the data acquisition, trigger and detector control systems and the on-detector electronics, therefore, being an important part of the readout system, it needs to be remotely controlled and monitored to prevent failures or, in case some failure occurs, to accurately diagnose the problem. With that purpose in mind, the PPR included in an Advanced Telecommunications Computing Architecture (ATCA) [4] shelf that, not only provides high speed communication capabilities, but also includes an Intelligent Platform Management Interface (IPMI) compliant [5] out-of-band control architecture.

The main subject of this document is to show the hardware management features being implemented in the back-end electronics of the Phase-II Upgrade of the Tile calorimeter of ATLAS.

In Section II the main aspects of the TileCal upgrade electronic architecture is described, in Section III ATCA shelves and some of there hardware management aspects are

introduced; the main aspects of the PPR are also explained. Section IV describes the main aspects of the IPMI system software designed at the Instituto de Física Corpuscular (IFIC). In Section V the conclusions are presented.

## II. TILECAL PHASE-II UPGRADE

TileCal is an iron-scintillator calorimeter essential for measuring the presence, incident angle and energy of hadrons produced as in the LHC collisions inside the ATLAS detector.





Fig. 1 Illustration of the composition of a TileCal module.

TileCal is divided into barrels, which are then divided into modules. A diagram of one of the modules can be seen in Fig.1 where its components are described. Every 25ns LHC particle bunches cross each other inside ATLAS. When the particles from the collisions hit the scintillator material, light is produced. This light signal is collected by Wave-Length Shifting (WLS) optical fibers and amplified by a photomultiplier (PMT). The PMTs deliver to the front-end electronics an analog electronic signal that is conditioned, digitized, properly formatted and transmitted off-detector to the

71 back-end electronic system. A schematic view of the readout  
 72 electronics is depicted in Fig.2.



73 Fig. 2 Functional scheme of the TileCal Phase-II Upgrade readout, where DCS  
 74 means Detector Control System, TTC is Timing and Trigger Control and GBT  
 75 stands for GigaBit Transceiver.  
 76

77 In the back-end, the PPR provides preprocessed information  
 78 to L1 and stores the digital samples in pipelined memories. If a  
 79 certain event is selected by the trigger system, its samples are  
 80 processed and transmitted to the ATLAS global data acquisition  
 81 (DAQ) system.  
 82

### 83 III. HARDWARE MANAGEMENT IN ATCA SHELVES AND TILECAL 84 BACK-END ELECTRONICS

85 The core of the back-end electronics for the Phase-II Upgrade  
 86 are the PPR boards. This device has been designed to operate  
 87 within an ATCA shelf.

#### 88 A. ATCA shelf and PICMG set of specifications

89 The ATCA is defined by a set of PCI Industrial Computer  
 90 Manufacturers Group (PICMG) specifications, denoted as  
 91 PICMG 3.x [4,6], that propose an open multi-vendor  
 92 architecture targeted to fulfill the requirements for carrier grade  
 93 high-performance communications equipments.

94 Besides the high-performance communications links, the  
 95 PICMG 3.x specifications include extensive in-band and out-  
 96 band hardware control and management capabilities. This  
 97 aspect of the ATCA specification is mainly based on the IPMI  
 98 specification [5].

99 An ATCA crate is a shelf structure that includes several  
 100 ATCA-compliant boards with different communications and  
 101 computing functionalities that are interconnected via the same  
 102 hardware platform management bus. In the IPMI environment,  
 103 this is an I2C bus called Intelligent Platform Management Bus  
 104 (IPMB).

105 Fig.3 shows the structure of the ATCA being used at CERN  
 106 and IFIC laboratories to test and develop the TileCal Phase-  
 107 Upgrade hardware/firmware back-end electronic system.

108 The Shelf Manager assures proper operation of the shelf and  
 109 is responsible of monitoring and control over the other boards  
 110 in the crate. The Single Board Computer (SBC) is a general  
 111 purpose computer board, while the ATCA carrier controls and  
 112 gives connectivity services to a set of Advanced Mezzanine  
 113 Cards (AMC) inserted in it. Intelligent Platform Management  
 114 Controllers (IPMCs) are intelligent devices, usually  
 115 implemented in small microcontrollers, embedded in ATCA  
 116 boards with hardware management features.

117 The Shelf Manager Controller (ShMC) and the Module  
 118 Management Controller (MMC) are also hardware  
 119 management controller devices. While all share some basic

functionality, they have different levels of responsibility within  
 the IPMI infrastructure.




Fig. 3 Illustration of the ATCA shelf infrastructure.

The PPR prototype was designed in an AMC-compliant  
 format.

#### B. PPR prototype board

The PPR prototype board, depicted in Fig.4, is a custom  
 design module which includes one Virtex7 and one Kintex7  
 FPGAs for data processing.

With a bidirectional bandwidth of 260 Gbps is able to  
 process one TileCal front-end drawer equipped with up to 48  
 PMTs. It includes 4 QSFP connectors, which provide full  
 duplex communication with the front-end electronics. The 16  
 input optical links, running at 10.24 Gbps, are used to receive  
 the PMTs data as well as to monitor information from the on-  
 detector electronics. The 16 output optical links running at 4.8  
 Gbps are used to transmit configuration and control commands  
 to the front-end electronics.

The design includes a series of sensors that allow monitoring  
 its status continuously. Table I shows a list of sensors and the  
 number of bytes needed to read their state records.


As shown in Fig.4, a small board with an ATmega128  
 microcontroller fulfills the functionalities of IPMI-MMC.  
 Through the MMC, via the IPMB, the status of the different  
 sensors can be retrieved and configuration commands to  
 different devices in the PPR can be issued. A list of  
 control/configuration devices is included in Table I.

### IV. SYSTEM SOFTWARE FOR HARDWARE MANAGEMENT

An IPMI system software was designed at IFIC. The main  
 goals of this software are:

- To visualize, in real time, the state of the ATCA crate boards, sensors and alarms.
- To send orders and commands, via the IPMI hardware management links, to the PPRs inserted in the crate.
- To keep historical records of the performance (power consumption, communications links failure,

158 temperature, etc.) of the different boards, in particular  
 159 of the PPR.  
 160 The software relies on OpenIPMI and IpmiTool libraries  
 161 the IPMI connectivity features and on MySQL database  
 162 recording all collected data. The graphical user interface  
 163 Fig.5) is based on Qt-C++ libraries.  
 164




165  
 166 Fig. 4. Schematic representation and picture of PPR prototype board.

167 The PPRs are not directly connected to the main IPMB link,  
 168 are accesible only by bridging messages through the IPMC  
 169 the ATCA carrier to the IPMB-Local (see Fig.3 and [6]).  
 170  
 171

## 172 V. CONCLUSIONS

173 The electronic systems of the barrel hadronic calorimeter of  
 174 the ATLAS detector, TileCal, is being redefined as part of the  
 175 Phase-II Upgrade process. The core component of the back-end  
 176 electronics, the PPR, has been designed to operate inside an  
 177 ATCA shelf. One of the main features of ATCA crates is the  
 178 IPMI-compliant hardware management infrastructure. In this  
 179 work, the IPMI hardware management features of the back-end  
 180 electronics developed for the TileCal Phase-II Upgrade have  
 181 been described. Under this project, a custom MMC board  
 182 (hardware and firmware) has been designed and implemented

183 at CERN so that it operates embedded in the PPR. A system  
 184 software that gathers all the information of the ATCA shelf  
 (sensors, boards and blades presence and status, alarms and  
 events) specifically oriented to communicate, configure and  
 read the status of the PPR has been designed at IFIC.



189  
 190 Fig. 5. IPMI System Software graphical interface.

191  
 192  
 193 TABLE I. PPR SENSORS AND CONFIGURABLE/READABLE DEVICES VIA IPMB

194 Device	195 N.devices x N.registers per device
196 Supply voltage	8x1 (sensor, r)
197 Supply Current	8x1 (sensor, r)
198 QSFP (link on/off state)	(4x4) links x1 (control, r/w)
199 QSFP (link optic. pwr)	(4x4) links x1 (sensor, r)
200 SFP (on/off state)	1x1 (control, r/w)
201 SFP (optical power)	1x1 (sensor, r)
202 MiniPOD (on/off state)	2x12 (control, r/w)
203 MiniPOD (optical power)	2x12 (sensor, r)
204 Temperature Sensor	6x1(sensor, r)
205 Clock config.registers	4x4 (control, r/w)
206 Jitter cleaners	Normal 2x2 (control, r/w)
207 FPGAs remote reset	3x1 (control, w)
208 PPR id EEPROM	1x1 (configuration, r/w)

209

## 210 REFERENCES

- 211 [1] The ATLAS Collaboration, "Letter of Intent for the Phase-II Upgrade of  
 212 the ATLAS Experiment", CERN-LHCC-2012-022. LHCC-I-023,  
 213 Dec.2012.  
 214 [2] F. Tang et al., "Design of the front-end readout electronics for the ATLAS  
 215 tile calorimeter at the sLHC," IEEE Trans.Nuc.Science, V.60, N.2.1255-  
 216 1259, Apr.2013.  
 217 [3] F. Carrió et al. "The PreProcessor for the ATLAS Tile Calorimeter Phase  
 218 II Upgrade", IEEE NSS 2015, San Diego (USA-CA) Oct./Nov.2015.  
 219 [4] PICMG 3.0 Revision 2.0 AdvancedTCA Base Specification.  
 220 <http://www.picmg.org>.  
 221 [5] Intelligent Platform Management Interface Specifications v1.5 and v2.0.  
 222 <http://www.intel.com/content/www/us/en/servers/ipmi/ipmi-home.html>  
 223 [6] PICMG Advanced Mezzanine Card (AMC) Base Specification.  
 224 <https://www.picmg.org/openstandards/advanced-mezzanine-card/>  
 225