

An IPMI-compliant control system for the ATLAS TileCal Phase-II Upgrade PreProcessor module

P. Zuccarello, F. Carrió Argos, A. Valero Biot, on behalf of the ATLAS Tile Calorimeter System
Instituto de Física Corpuscular (Universitat de València- CSIC, Valencia, Spain)

Abstract—The electronics of the hadronic calorimeter of the ATLAS detector (TileCal) is being redesigned as part of the work that will lead to the High Luminosity Large Hadron Collider (HL-LHC).

TileCal electronics is divided in front and back-end subsystems. While the front-end will be inside the detector, the back-end is planned to be off-detector inserted in an ATCA shelf. The main objective of this paper is to describe the work being carried out in the hardware management aspects of the back-end electronics of TileCal.

I. INTRODUCTION

TileCal is the central hadronic calorimeter of the ATLAS experiment at the Large Hadronic Collider (LHC) [1]. The LHC upgrade program, currently under development, will culminate in the High Luminosity LHC (HL-LHC), which is expected to operate at about five times the LHC nominal instantaneous luminosity. Under this scenario, the readout electronics of the Tile calorimeter is being redesigned introducing a new read-out strategy in order to cope with the new HL-LHC parameters [2,3].

The data generated inside the detector at every bunch crossing will be transmitted to the PreProcessor (PPR) boards [4] before any event selection is applied. The PPRs, planned to be located off-detector, will provide preprocessed trigger information to the ATLAS first level trigger (L1) [5].

The PPR is the main interface between the Trigger and Data Acquisition System (TDAQ) and Detector Control System (DCS) and the on-detector electronics, it needs to be remotely controlled and monitored to prevent failures or, in case some failure occurs, to accurately diagnose the problem. With this purpose in mind, the PPR is included in an Advanced Telecommunications Computing Architecture (ATCA) [6] shelf that, not only provides high-speed communication capabilities, but also includes an out-of-band control architecture compliant with the Intelligent Platform Management Interface (IPMI) [7] specification.

This document describes the hardware management features being implemented for the back-end electronics Phase-II upgrade of the Tile calorimeter.

In Section II the main features of the TileCal upgraded electronic architecture are described, in Section III the ATCA shelves and some of the hardware management aspects are introduced; the main characteristics of the PPR are also

explained. Section IV describes the IPMI system software being designed at the Instituto de Física Corpuscular (IFIC). In Section V the conclusions are presented.

II. TILECAL PHASE-II UPGRADE

TileCal is a steel-scintillator calorimeter essential for the triggering and reconstruction of hadrons produced in the LHC collisions inside the ATLAS detector.





Fig. 1 Principle of a TileCal module.

TileCal is divided into 4 barrels, which are then divided into 64 modules each. A diagram of one of the modules can be seen in Fig.1 where its components are described. Every 25ns LHC particle bunches collide inside ATLAS. When the particles from the collisions hit the scintillator material, light is produced. This light signal is collected by Wave-Length Shifting (WLS) optical fibers and amplified by a photomultiplier (PMT). The PMTs deliver to the front-end electronics an analog electronic signal that is conditioned, digitized, properly formatted and transmitted off-detector to the back-end electronic system. A schematic view of the readout electronics is depicted in Fig.2.



67
68 Fig. 2 Functional scheme of the TileCal Phase-II readout, where TTC is Timing
69 and Trigger Control and GBT stands for GigaBit Transceiver.

70 In the back-end, the PPR provides preprocessed information
71 to L1 trigger and stores the digital samples in pipelined
72 memories. If a certain event is selected by the trigger system,
73 its samples are processed and transmitted to the ATLAS global
74 data acquisition (DAQ) system.
75

76 III. HARDWARE MANAGEMENT IN ATCA SHELVES AND TILECAL 77 BACK-END ELECTRONICS

78 The core of the back-end electronics for the Phase-II Upgrade
79 are the PPR boards. This device has been designed to operate
80 within an ATCA shelf.

81 A. ATCA shelf and PICMG set of specifications

82 The ATCA is defined by a set of PCI Industrial Computer
83 Manufacturers Group (PICMG) specifications, denoted as
84 PICMG 3.x [6,8], that propose an open multi-vendor
85 architecture targeted to fulfill the requirements for carrier grade
86 high-performance communications equipments.

87 Besides the high-performance communications links, the
88 PICMG 3.x specifications include extensive in-band and out-
89 band hardware control and management capabilities. Out-of-
90 band management guarantees the access to the hardware even
91 when the operative system (OS) is powered off or unresponsive.
92 This is achieved by setting up a direct network connection to
93 the hardware rather than to the OS. This aspect of the ATCA
94 specification is mainly based on the IPMI specification [7].

95 An ATCA crate is a shelf structure that includes several
96 ATCA-compliant boards with different communications and
97 computing functionalities that are interconnected via the same
98 hardware platform management bus. In the IPMI environment,
99 this is an I2C bus called Intelligent Platform Management Bus
100 (IPMB).

101 Fig.3 shows the structure of the ATCA being used at CERN
102 and IFIC laboratories to test and develop the TileCal
103 hardware/firmware back-end electronic system.

104 The Shelf Manager assures proper operation of the shelf by
105 managing its power, cooling, interconnects, responding to event
106 messages and performing monitor and control tasks over the
107 other boards in the crate. The Single Board Computer (SBC) is
108 a general purpose computer board, while the ATCA carrier
109 controls and gives connectivity services to a set of Advanced
110 Mezzanine Cards (AMC) [8] inserted in it. Intelligent Platform
111 Management Controllers (IPMCs) are intelligent devices,
112 usually implemented in small microcontrollers, embedded in
113 ATCA boards with hardware management features.

114 The Shelf Manager Controller (ShMC) and the Module
115 Management Controller (MMC) are also hardware
116 management controller devices. While all share some basic

functionality, they have different levels of responsibility within
the IPMI infrastructure.




Fig. 3 Illustration of the ATCA shelf infrastructure.

The PPR prototype was designed in an AMC-compliant
format.

B. PPR prototype board

The PPR prototype board, shown in Fig.4, is a custom design
module which includes one Virtex7 and one Kintex7 FPGAs
for data processing.

With a bidirectional bandwidth of 280 Gbps is able to
process one TileCal front-end drawer equipped with up to 48
PMTs. It includes 4 QSFP connectors, which provide full
duplex communication with the front-end electronics. The 16
input optical links, running at 9.6 Gbps, are used to receive the
PMTs data as well as to monitor information from the on-
detector electronics. The 16 output optical links running at 4.8
Gbps are used to transmit the clock and configuration and
control commands to the front-end electronics.

The PPR design includes a series of sensors that allow
monitoring its status continuously. Table I shows a list of
sensors and the number of bytes needed to read their state
records.

The hardware management devices and links of the PPR are
highlighted in Fig.4. A small board with an ATmega128
microcontroller fulfills the functionalities of IPMI-MMC. The
temperature sensors, the EEPROM that holds the PPR id
number, a GPIO chip -accessible via I2C protocol and labelled
as Digital Switch in Fig.4- used to activate the reset signals of
the three FPGAs and the Spartan-6 FPGA are directly
connected to one of the I2C buses of the MMC. QSFP,
MiniPOD and SFP connectors, the jitter cleaners, the I/V
sensors and the XTALs configuration are connected to one of
the I2C buses of the Spartan-6, therefore, when the MMC needs
to communicate with these devices, the messages have to be
bridged through the Spartan-6 FPGA.

Through the MMC, via the IPMB, the status of the different
sensors can be retrieved and configuration commands to
different devices in the PPR can be issued. A list of
control/configuration devices is included in Table I.

157


158 IV. SYSTEM SOFTWARE FOR HARDWARE MANAGEMENT

159 An IPMI system software was designed at IFIC. The main
160 goals of this software are:

- 161 • To visualize, in real time, the state of the ATCA crate
162 boards, sensors and alarms.
- 163 • To send commands, via the IPMI hardware
164 management links, to the PPRs inserted in the crate.
- 165 • To keep historical records of the performance (power
166 consumption, communications links status and failure,
167 temperature, etc.) of the different boards, in particular
168 of the PPR.

169 The software relies on OpenIPMI and IpmiTool libraries for
170 the IPMI connectivity features and on MySQL database for
171 recording all collected data. The graphical user interface (see
172 Fig.5) is based on Qt-C++ libraries.

173



174 Fig. 4. Schematic representation and picture of the PPR prototype board.
175 Hardware Management devices and links are highlighted in the schematic.
176

177 The PPRs are not directly connected to the main IPMB link, but
178 are accessible only by bridging messages through the IPMB-Local
179 the ATCA carrier to the IPMB-Local (see Fig.3 and [8]).


180
181

182 V. CONCLUSIONS

183 The electronic systems of the hadronic calorimeter of the
184 ATLAS detector, TileCal, is being redesigned for the operation
185 at the HL-LHC. The core component of the back-end
186 electronics, the PPR, has been designed to operate inside
187 ATCA shelf. One of the main features of ATCA crates is the
188 IPMI-compliant hardware management infrastructure. In this
189 work, the IPMI hardware management features of the back-end

190

electronics developed for the TileCal Phase-II Upgrade have
191 been described. Under this project, a custom MMC board
192 (hardware and firmware) has been designed and implemented
193 at CERN so that it operates embedded in the PPR. A system
194 software that gathers all the information of the ATCA shelf
195 (sensors, boards and blades presence and status, alarms and
196 events) specifically oriented to communicate, configure and
197 read the status of the PPR has been designed at IFIC.



198 Fig. 5. IPMI System Software graphical interface.

201

202 TABLE I. PPR SENSORS AND CONFIGURABLE/READABLE DEVICES VIA IPMB

203 Device	204 N.devices x N.registers per device
205 Supply voltage	8x1 (sensor, r)
206 Supply Current	8x1 (sensor, r)
207 QSFP (link on/off state)	(4x4) links x1 (control, r/w)
208 QSFP (link optic. pwr)	(4x4) links x1 (sensor, r)
209 SFP (on/off state)	1x1 (control, r/w)
210 SFP (optical power)	1x1 (sensor, r)
211 MiniPOD (on/off state)	2x12 (control, r/w)
212 MiniPOD (optical power)	2x12 (sensor, r)
213 Temperature Sensor	6x1 (sensor, r)
214 XTALs config.registers	4x4 (control, r/w)
215 Jitter cleaners	2x2 (control, r/w)
216 FPGAs remote reset	3x1 (control, w)
217	
218 TOTAL OF 'read' BYTES	125
219 TOTAL OF 'write' BYTES	65
220	
221	

222

223 REFERENCES

223 [1] The ATLAS Collaboration, "The ATLAS Experiment at the CERN Large
224 Hadron Collider", Journal of Instrumentation, vol.3, no.8, pp. S08003,
225 2008, IOP Publishing. <http://stacks.iop.org/1748-0221/3/i=08/a=S08003>

226 [2] B. Schmidt, "The High-Luminosity upgrade of the LHC: Physics and
227 Technology Challenges for the Accelerator and the Experiments", Journal
228 of Physics: Conference Series, vol.706, no.2. pp. 022002, 2016, IOP
229 Publishing, doi:10.1088/1742-6596/706/2/022002.

230 [3] F. Tang et al., "Design of the front-end readout electronics for the ATLAS
231 tile calorimeter at the sLHC," IEEE Trans.Nuc.Science, V.60, N.2.1255-
232 1259, Apr.2013.

233 [4] F. Carrió et al. "The PreProcessor for the ATLAS Tile Calorimeter Phase
234 II Upgrade", IEEE NSS 2015, San Diego (USA-CA) Oct./Nov.2015.

235 [5] R. Achenbach et al., "The ATLAS Level-1 Calorimeter Trigger", Journal
236 of Instrumentation, vol.3, no.3, pp. S03001, 2008, IOP Publishing.
237 <http://stacks.iop.org/1748-0221/3/i=03/a=S03001>

238 [6] PICMG 3.0 Revision 2.0 AdvancedTCA Base Specification.
239 <http://www.picmg.org>.

240 [7] Intelligent Platform Management Interface Specifications v1.5 and v2.0.
241 <http://www.intel.com/content/www/us/en/servers/ipmi/ipmi-home.html>

242 [8] PICMG Advanced Mezzanine Card (AMC) Base Specification.
243 <https://www.picmg.org/openstandards/advanced-mezzanine-card/>
244