# An IPMI-compliant control system for the ATLAS TileCal Phase-II Upgrade PreProcessor module

P. Zuccarello, F. Carrió Argos, A. Valero Biot, on behalf of the ATLAS Tile Calorimeter System Instituto de Física Corpuscular (Universitat de Valéncia- CSIC, Valencia, Spain)

52 .

1 *Abstract*–The electronics of the hadronic calorimeter of the <sup>44</sup> 2 **ATLAS detector (TileCal) is being redesigned as part of the works**  <sup>3</sup> that will lead to the High Luminosity Large Hadron Collider (HI<sub>46</sub><br>4. LHC). 4 **LHC).**

 **TileCal electronics is divided in front and back-end sub-**47 **systems. While the front-end will be inside the detector, the back- end is planned to be off-detector inserted in an ATCA shelf. The main objective of this paper is to describe the work being carried**  9 out in the hardware management aspects of the back-end<sub>0</sub> **electronics of TileCal.**

#### 11 I. INTRODUCTION

 TileCal is the central hadronic calorimeter of the ATLAS 13 experiment at the Large Hadronic Collider (LHC) [1]. The LHC upgrade program, currently under development, will culminate in the High Luminosity LHC (HL-LHC), which is expected to operate at about five times the LHC nominal instantaneous luminosity. Under this scenario, the readout electronics of the Tile calorimeter is being redesigned introducing a new read-out strategy in order to cope with the new HL-LHC parameters 20 [2,3].

21 The data generated inside the detector at every bunch 22 crossing will be transmitted to the PreProcessor (PPR) boards 23 [4] before any event selection is applied. The PPRs, planned to 24 be located off-detector, will provide preprocessed trigger 25 information to the ATLAS first level trigger  $(L1)$   $[5]$ . information to the ATLAS first level trigger  $(L1)$  [5].

26 The PPR is the main interface between the Trigger and Data<br>
27 Acquisition System (TDAQ) and Detector Control System<br>
28 (DCS) and the on-detector electronics, it needs to be remotely<br>
29 controlled and monitored to pre Acquisition System (TDAQ) and Detector Control System (DCS) and the on-detector electronics, it needs to be remotely  $\frac{29}{50}$  controlled and monitored to prevent failures or, in case some  $\frac{53}{50}$ failure occurs, to accurately diagnose the problem. With this  $\frac{33}{4}$ purpose in mind, the PPR is included in an Advanced Telecommunications Computing Architecture (ATCA)  $[6]$ <sup>5</sup> shelf that, not only provides high-speed communication<sup>66</sup> capabilities, but also includes an out-of-band control<sup>7</sup> architecture compliant with the Intelligent Platform<sup>8</sup> 36 Management Interface (IPMI) [7] specification.

 $37$  This document describes the hardware management feature  $60$ 38 being implemented for the back-end electronics Phase- $10<sup>1</sup>$ 39 upgrade of the Tile calorimeter.

40 In Section II the main features of the TileCal upgrade $\mathbf{\hat{d}}^3$ 41 electronic architecture are described, in Section III the ATC $A^4$ 42 shelves and some of the hardware management aspects are  $65$ 43 introduced; the main characteristics of the PPR are  $a\approx 66$ 

Manuscript received November 30, 2016. This work was supported project FPA2015-65652-C4-2-R from the Ministry of Economy and Competitiveness of the Spanish Government and ERDF funds.

explained. Section IV describes the IPMI system software being designed at the Instituto de Física Corpuscular (IFIC). In Section V the conclusions are presented.

#### II. TILECAL PHASE-II UPGRADE

TileCal is a steel-scintillator calorimeter essential for the triggering and reconstruction of hadrons produced in the LHC 51 collisions inside the ATLAS detector.



54 Fig. 1 Principle of a TileCal module.

TileCal is divided into 4 barrels, which are then divided into 56 64 modules each. A diagram of one of the modules can be seen in Fig.1 where its components are described. Every 25ns LHC particle bunches collide inside ATLAS. When the particles 59 from the collisions hit the scintillator material, light is produced. This light signal is collected by Wave-Length Shifting (WLS) optical fibers and amplified by a 62 photomultiplier (PMT). The PMTs deliver to the front-end electronics an analog electronic signal that is conditioned, digitized, properly formatted and transmitted off-detector to the back-end electronic system. A schematic view of the readout electronics is depicted in Fig.2.



 $67$ <br> $68$ 68 Fig. 2 Functional scheme of the TileCal Phase-II readout, where TTC is Timing and Trigger Control and GBT stands for GigaBit Transceiver.

 In the back-end, the PPR provides preprocessed information to L1 trigger and stores the digital samples in pipelined memories. If a certain event is selected by the trigger system, its samples are processed and transmitted to the ATLAS global data acquisition (DAQ) system.

75

#### 76 III. HARDWARE MANAGEMENT IN ATCA SHELVES AND TILECAL 77 BACK-END ELECTRONICS

78 The core of the back-end electronics for the Phase-II Upgrade 79 are the PPR boards. This device has been designed to operate  $0$ 80 within an ATCA shelf.

## 81 *A. ATCA shelf and PICMG set of specifications*

82 The ATCA is defined by a set of PCI Industrial Computer<sub>3</sub> 83 Manufacturers Group (PICMG) specifications, denoted 84 PICMG 3.x [6,8], that propose an open multi-vendbi 85 architecture targeted to fulfill the requirements for carrier grades  $\frac{25}{126}$ 86 high-performance communications equipments. 87 Besides the high-performance communications links, the  $\frac{127}{6}$ 

88 PICMG 3.x specifications include extensive in-band and out-89 band hardware control and management capabilities. Out-of-90 band management guarantees the access to the hardware  $ev_{\tau}^{\perp}$ 91 when the operative system (OS) is powered off or unresponsive.<sup>131</sup> 92 This is achieved by setting up a direct network connection  $\frac{132}{62}$ 93 the hardware rather than to the OS. This aspect of the  $ATCA^3$ <br>94. appelfication is mainly heard on the IDM gaps if eating 171 134 94 specification is mainly based on the IPMI specification [7]. 95 An ATCA crate is a shelf structure that includes several 96 ATCA-compliant boards with different communications and <sup>136</sup> 97 computing functionalities that are interconnected via the same  $13^{37}$ 98 hardware platform management bus. In the IPMI environment,<sup>38</sup>

99 this is an I2C bus called Intelligent Platform Management Bus 100 (IPMB).

101 Fig.3 shows the structure of the ATCA being used at CER $_{\rm N}^{\rm A}$ 1  $102$  and IFIC laboratories to test and develop the TileCal<br> $102$  keep  $\frac{1}{43}$ 103 hardware/firmware back-end electronic system.

104 The Shelf Manager assures proper operation of the shelf  $b\frac{44}{9}$ 105 managing its power, cooling, interconnects, responding to event<sup>145</sup> 106 messages and performing monitor and control tasks over the 107 other boards in the crate. The Single Board Computer (SBC) is 108 a general purpose computer board, while the ATCA carrier<sup>48</sup> 109 controls and gives connectivity services to a set of Advanced<sup>49</sup> 110 Mezzanine Cards (AMC) [8] inserted in it. Intelligent Platform 111 Management Controllers (IPMCs) are intelligent devices, 112 usually implemented in small microcontrollers, embedded  $\frac{152}{153}$ 113 ATCA boards with hardware management features. 114 The Shelf Manager Controller (ShMC) and the Module<sup>14</sup><br>115 Management Controller (MMC) are also hardware 115 Management Controller (MMC) are also

116 management controller devices. While all share some basic<sup>156</sup>

functionality, they have different levels of responsibility within



Fig. 3 Illustration of the ATCA shelf infrastructure.

121 The PPR prototype was designed in an AMC-compliant 122 format.

### 123 *B. PPR prototype board*

The PPR prototype board, shown in Fig.4, is a custom design module which includes one Virtex7 and one Kintex7 FPGAs for data processing.

With a bidirectional bandwidth of 280 Gbps is able to process one TileCal front-end drawer equipped with up to 48 PMTs. It includes 4 QSFP connectors, which provide full duplex communication with the front-end electronics. The 16 input optical links, running at 9.6 Gbps, are used to receive the PMTs data as well as to monitor information from the ondetector electronics. The 16 output optical links running at 4.8 Gbps are used to transmit the clock and configuration and control commands to the front-end electronics.

The PPR design includes a series of sensors that allow monitoring its status continuously. Table I shows a list of sensors and the number of bytes needed to read their state records.

The hardware management devices and links of the PPR are highlighted in Fig.4. A small board with an ATMega128 microcontroller fulfills the functionalities of IPMI-MMC. The temperature sensors, the EEPROM that holds the PPR id number, a GPIO chip -accessible via I2C protocol and labelled as Digital Switch in Fig.4- used to activate the reset signals of the three FPGAs and the Spartan-6 FPGA are directly connected to one of the I2C buses of the MMC. QSFP, MiniPOD and SFP connectors, the jitter cleaners, the I/V sensors and the XTALs configuration are connected to one of the I2C buses of the Spartan-6, therefore, when the MMC needs to communicate with these devices, the messages have to be bridged through the Spartan-6 FPGA.

Through the MMC, via the IPMB, the status of the different sensors can be retrieved and configuration commands to different devices in the PPR can be issued. A list of 156 control/configuration devices is included in Table I.

157

## 158 IV. SYSTEM SOFTWARE FOR HARDWARE MANAGEMENT 192

159 An IPMI system software was designed at IFIC. The main<sup>3</sup><br>160 anols of this software are 160 goals of this software are:

- 161 To visualize, in real time, the state of the ATCA crate<sup>195</sup><br>196 162 boards, sensors and alarms.
- 163 To send commands, via the IPMI hardware<sup>127</sup> 164 management links, to the PPRs inserted in the crate.<sup>198</sup>
- 165 To keep historical records of the performance (power 166 consumption, communications links status and failure, 167 temperature, etc.) of the different boards, in particular 168 of the PPR.

169 The software relies on OpenIPMI and IpmiTool libraries for

- 170 the IPMI connectivity features and on MySQL database for
- 171 recording all collected data. The graphical user interface (see 172 Fig.5) is based on Qt-C++ libraries. 199









- 178 are accessible only by bridging messages through the IPMC  $\frac{238}{229}$
- 179 the ATCA carrier to the IPMB-Local (see Fig.3 and [8]).
- 180 181

## 182 V. CONCLUSIONS

183 The electronic systems of the hadronic calorimeter of the 1866 184 ATLAS detector, TileCal, is being redesigned for the operation  $\frac{1}{28}$ 185 at the HL-LHC. The core component of the back-endo 186 electronics, the PPR, has been designed to operate inside  $240$ 187 ATCA shelf. One of the main features of ATCA crates is  $\frac{1241}{22}$ 188 IPMI-compliant hardware management infrastructure. In the  $4\frac{2}{3}$ 189 work, the IPMI hardware management features of the back-efd44

190 electronics developed for the TileCal Phase-II Upgrade have 191 been described. Under this project, a custom MMC board (hardware and firmware) has been designed and implemented at CERN so that it operates embedded in the PPR. A system software that gathers all the information of the ATCA shelf (sensors, boards and blades presence and status, alarms and events) specifically oriented to communicate, configure and read the status of the PPR has been designed at IFIC.



Fig. 5. IPMI System Software graphical interface.

201 202<br>203

221

203 TABLE I. PPR SENSORS AND CONFIGURABLE/READABLE DEVICES VIA IPMB

| 204 |                           |  |  |
|-----|---------------------------|--|--|
| 205 | Device                    | N.devices x N.registers per device         |  |
| 206 | Supply voltage            | $8x1$ (sensor, r)                          |  |
| 207 | <b>Supply Current</b>     | $8x1$ (sensor, r)                          |  |
| 208 | OSFP (link on/off state)  | $(4x4)$ links x1 (control, r/w)            |  |
| 209 | QSFP (link optic. pwr)    | $(4x4)$ links x1 (sensor, r)               |  |
| 210 | SFP (on/off state)        | $1x1$ (control, r/w)                       |  |
| 211 | SFP (optical power)       | $1x1$ (sensor, r)                          |  |
| 212 | MiniPOD (on/off state)    | $2x12$ (control, r/w)                      |  |
| 213 |                           | MiniPOD (optical power) $2x12$ (sensor, r) |  |
| 214 | <b>Temperature Sensor</b> | $6x1$ (sensor, r)                          |  |
| 215 | XTALs config.registers    | $4x4$ (control, r/w)                       |  |
| 216 | Jitter cleaners           | $2x2$ (control, r/w)                       |  |
| 217 | FPGAs remote reset        | $3x1$ (control, w)                         |  |
| 218 |                           |  |  |
| 219 | TOTAL OF 'read' BYTES     | 125  |  |
| 220 | TOTAL OF 'write' BYTES    | 65   |  |

### 222 REFERENCES

- [1] The ATLAS Collaboration, "The ATLAS Experiment at the CERN Large <sup>222</sup>24 Hadron Collider", Journal of Instrumentation, vol.3, no.8, pp. S08003,<br>225 **1998** 2008, IOP Publishing, http://stacks.jop.org/1748-0221/3/i=08/a=S08003 225 2008, IOP Publishing. http://stacks.iop.org/1748-0221/3/i=08/a=S08003
- [2] B. Schmidt, "The High-Luminosity upgrade of the LHC: Physics and Technology Challenges for the Accelerator and the Experiments", Journal of Physics: Conference Series, vol.706, no.2. pp. 022002, 2016, IOP 229 Publishing, doi:10.1088/1742-6596/706/2/022002.<br>230 [3] F. Tang et al., "Design of the front-end readout elec-
- 230 [3] F. Tang et al., "Design of the front-end readout electronics for the ATLAS<br>231 tile calorimeter at the sLHC," IEEE Trans. Nuc. Science, V.60, N.2.1255-231 tile calorimeter at the sLHC," IEEE Trans.Nuc.Science, V.60, N.2.1255-<br>232 1259, Apr.2013.<br>233 [4] F. Carrió et al. "The PreProcessor for the ATLAS Tile Calorimeter Phase 232 1259, Apr.2013.
- 233 [4] F. Carrió et al. "The PreProcessor for the ATLAS Tile Calorimeter Phase<br>234 II Unorade" IEEE NSS 2015 San Diego (USA-CA) Oct /Nov 2015 234 II Upgrade", IEEE NSS 2015, San Diego (USA-CA) Oct./Nov.2015.<br>235 [5] R. Achenbach et al., "The ATLAS Level-1 Calorimeter Trigger", Jou
	- [5] R. Achenbach et al., "The ATLAS Level-1 Calorimeter Trigger", Journal of Instrumentation, vol.3, no.3, pp. S03001, 2008, IOP Publishing. http://stacks.iop.org/1748-0221/3/i=03/a=S03001
	- [6] PICMG 3.0 Revision 2.0 AdvancedTCA Base Specification. [http://www.picmg.org.](http://www.picmg.org/)
	- [7] Intelligent Platform Management Interface Specifications v1.5 and v2.0. 241 http://www.intel.com/content/www/us/en/servers/ipmi/ipmi-home.html
	- [8] PICMG Advanced Mezzanine Card (AMC) Base Specification. 243 https://www.picmg.org/openstandards/advanced-mezzanine-card/