

1 The ATLAS Fast Tracker- input and output data 2 preparation

**J. Adelman,^a J. Anderson,^b A. Armbruster,^c N. Asbah,^d R. Blair,^b A. Bolz*,^e E. Brost,^a
G. Drake,^b S. Gkaitatzis,^f T. Iizawa,^g N. Ilic,^c Z. Jiang,^c Y. Kawaguchi,^g N. Kimura,^f
K. Kordas,^f C. L. Sotiropoulou,^h J. Love,^b T. Mitani,^g E. Mpochoridis,^f
S. Nikolaidis,^f Y. Okumura,ⁱ J. Proudfoot,^b S. A. Thayil,^c L. Tompkins,^c R. Wang,^b
R. Watari,^g J. Webster,^b K. Yorita,^g and J. Zhang^b**

^aNorthern Illinois University, DeKalb IL, United States of America

^bHigh Energy Physics Division, Argonne National Laboratory, Argonne IL, United States of America

^cDepartment of Physics, Stanford University, Stanford CA, United States of America

^dDESY, Hamburg and Zeuthen, Germany

^ePhysikalisches Institut, Ruprecht-Karls-Universität Heidelberg, Heidelberg

^fAristotle University of Thessaloniki, Thessaloniki, Greece

^gWaseda University, Tokyo, Japan

^hUniversity of Pisa and INFN, Pisa, Italy

ⁱInternational Center for Elementary Particle Physics, The University of Tokyo, Tokyo, Japan

E-mail: abolz@physi.uni-heidelberg.de

The ATLAS Fast Tracker (FTK) is a custom hardware system for fast, associative memory based track reconstruction. It will provide tracking information within the full acceptance of the inner tracking detectors to the High Level Trigger at a rate of up to 100 kHz. At the first stage of the FTK, the Data Formatter subsystem clusters inner detector hits and organizes them into 64 η - ϕ trigger regions. At the last stage, the FTK to HLT interface cards repackage track records and send them to the High Level Trigger computing farm. This report aims to give an overview over the functionality of the two systems, their hardware implementation in the Advanced Telecommunications Computing Architecture standard, and the status of their integration into ATLAS.

*38th International Conference on High Energy Physics
3-10 August 2016
Chicago, USA*

*Speaker.



3 1. Introduction

4 As an integral part of the upgrades to the ATLAS detector [1] trigger system for the ongoing
 5 LHC Run 2, the Fast Tracker [2] (FTK) will provide hardware based tracking at the trigger level.
 6 It is designed to reconstruct tracks above a transverse momentum threshold of 1 GeV in the full
 7 acceptance of the tracking detectors for all events accepted by the hardware based Level-1 Trigger
 8 (L1) at a rate of up to 100 kHz. The FTK tracks are then to be provided to the software based
 9 High Level Trigger (HLT) with a latency below 100 μ s. Full tracking information is expected to
 10 boost the performance of many HLT algorithms, in particular for b -tagging and τ -identification.
 11 The ATLAS trigger layout is illustrated in Figure 1 (left).




Figure 1: The figure shows (left) a diagram of the ATLAS trigger system and (right) the functional overview over the FTK. Right figure from [2].

12 FTK is a pipeline of dedicated, custom made hardware as illustrated in Figure 1 (right). It will
 13 process hits from the ATLAS inner detector, which is comprised of silicon strip (SCT) and pixel
 14 detectors (Pixel), including an new Insertable B-Layer (IBL), with roughly 100 million channels
 15 combined. To manage the large amount of data to be expected from the LHC, in particular under
 16 high instantaneous luminosity and induced high pile-up, in the short available time window, FTK is
 17 designed as a highly parallel system performing track finding in $4 \times 16 \eta$ - ϕ regions simultaneously.
 18 These so-called “towers” overlap in order to reduce inefficiencies at their respective boundaries.
 19 Track finding is performed in two steps. First, to reduce the combinatoric problem, coarse hit
 20 patterns are compared to predefined possible patterns using fast associative memory [3]. Secondly,
 21 more precise track parameters are calculated in a linearised helix fit using the full resolution hits.

22 The amount of data to be processed and the parallel structure of the FTK impose strict require-
 23 ments on the input data preparation. Output data must be merged into the ATLAS data stream and
 24 be easily accessible by the HLT. A brief overview over the FTK input and output subsystems is
 25 given in this report. Their respective functionality and their hardware and firmware is described in
 26 Section 2. The status of ongoing efforts to integrate the input and output subsystems into ATLAS
 27 is summarised in Section 3. A recent overview over the FTK tracking system is given in [4].

28 2. Input and Output Data Preparation

29 The design of the FTK input interface system is guided by data formatting requirements. Data
 30 from the SCT, Pixel, and IBL detectors are transmitted to the FTK’s Data Formatters (DF). Incom-
 31 ing hits are clustered using a custom algorithm [5] with the simultaneous goals of reducing the

amount of data to be processed and improving the coordinate resolution. Cluster centroids are then used as “hits” by the downstream system. The DFs map the detector readout structure to the 64 FTK η - ϕ towers and distribute hits to the appropriate tracking engines. Special consideration is given to hits that fall into the overlap regions and need to be shared between multiple towers.

After tracks are reconstructed by the FTK tracking system, FTK event fragments containing hit and track information are re-formatted into the standard ATLAS event format at the last stage of the FTK. As the FTK uses its own coordinate system for hit clustering, local identifiers have to be converted to the global ATLAS identifiers before FTK events are passed on to the HLT.

2.1 Hardware and Firmware Implementation

The FTK input interface system is realised by 32 DF boards implementing the Advanced Telecommunications Computing Technologies (ATCA) standard. Two ATCA racks with two shelves host 8 boards per shelf, each. The combined system is controlled by means of a custom micro-controller installed on each board [6]. In particular these controllers also implement the functionality to download the board’s firmware over Ethernet. Each DF board consists of 3 components: the ATCA front board, 4 Input Mezzanine (IM) cards and a Rear Transition Module (RTM). An example production board is shown in Figure 2 (left).

The IM cards are connected to the DF mother boards via an FMC connector. They receive raw hits from the tracking detector read out drivers (RODs) through 4 optical links per card. A total of 128 IMs are employed by the FTK input system establishing around 400 input links which process data at up to roughly 500 Gb/s. Clustering is performed by two Field Programmable Gate Arrays (FPGAs) directly on the IMs. Each FPGA is responsible for one strip and one pixel link. Two IM production versions exist that host two Artix-7 or two Spartan-6 FPGAs, respectively. As the IMs operate independently, event synchronisation has to be taken care of by the DF mother boards.




Figure 2: (Left) a DF production board including an IM card and the RTM and (right) a FLIC including the RTM. The main components of systems and the respective dataflow is illustrated on top of the pictures. Pictures provided by the FTK Collaboration.

The DF main boards contain a Virtex-7 FPGA on board, which is responsible for mapping the ATLAS inner detector structure onto the FTK towers, sharing hits in overlap regions and sending them to the downstream FTK tracking boards. Even after optimizing the input cabling, this requires

58 a large amount of real-time data sharing between the boards. High bandwidth, low latency data
59 sharing within the ATCA shelves is achieved over the ATCA backplane. The Fabric Interface of
60 the full mesh backplane allows for 6.25 Gb/s point-to-point communications between all slots.
61 Further connectivity is provided by pluggable optical links through the RTM. These links are both
62 used to connect DFs on different shelves, as well as to connect the DFs to the downstream FTK
63 tracking system. In total, the DF system implements about 500 inter-board connections and 1000
64 output fibres. An illustration of the data flow through a DF board is given in Figure 2 (left).

65 The FTK output interface system is also ATCA based and consists of two FTK to HLT interface
66 cards (FLICs). The cards are hosted independently from the DFs on a dedicated shelf and are both
67 extended by an RTM card. Track and cluster information is received from the upstream FTK
68 tracking system through 8 optical links per card at 2 Gb/s per link. Two Virtex-6 FPGAs per
69 board process the incoming data. They convert the local FTK into global ATLAS identifiers and
70 repackage the event records into the ATLAS event format. The event records are then sent to the
71 HLT read out system via 8 optical links on each RTM. Two additional FPGAs exist on the FLICs
72 that can provide monitoring functionality through the ATCA backplane.

73 3. System and Integration Status

74 Commissioning of the FTK has started in late 2015 with the goal to install the FTK hardware at
75 the ATLAS experimental site and integrate the system into the ATLAS trigger and data acquisition.
76 Since then, 16 DF production boards have been installed of which 4 are fully equipped with IM
77 cards and 8 include the RTM. The remaining hardware is ready and awaits installation. In the
78 meantime, the available system has been used for extensive dataflow tests using both real data from
79 the ATLAS SCT, Pixel and IBL detectors, as well as simulated events. With some debugging still
80 ongoing, the goal is to establish stable data flow of real ATLAS data from the IMs through the
81 DFs to the downstream system, including data sharing between DFs, by the end of 2016. The
82 two production FLIC boards have been installed. Sending FTK output data to the ATLAS data
83 acquisition system has been demonstrated using simulated events.

84 Commissioning of the full FTK will be achieved in steps, where at first the system will re-
85 construct tracks in the barrel region only. It will then be gradually upgraded until it meets its full
86 design specifications in 2018.

87 References

- 88 [1] ATLAS Collaboration, *The ATLAS Experiment at the CERN Large Hadron Collider*, JINST 3 S08003
89 (2008)
- 90 [2] ATLAS Collaboration, *Fast Tracker (FTK) Technical Design Report*, ATLAS-TDR-021
- 91 [3] A. Annovi *et al.*, *A new "Variable Resolution Associative Memory" for High Energy Physics*,
92 doi:10.1109/ANIMMA.2011.6172856
- 93 [4] K. Krizka *et al.*, *The ATLAS FTK Processing Units - track finding and fitting*, PoS ICHEP (2016).
- 94 [5] C.-L. Sotiropoulou *et al.*, *A Multi-Core FPGA based 2D-Clustering Implementation for Real-Time*
95 *Image Processing*, IEEE Trans. Nucl. Sci. **61**, no. 6, 3599 (2014).
- 96 [6] <http://lappwiki.in2p3.fr/twiki/bin/view/AtlasLapp/Informatique>