The FTK to Level-2 Interface Card (FLIC)

R. Wang[∗], J. Anderson, B. Auerbach, R. Blair, G. Drake, A. Kreps, J. Love, M. Oberling, J. Proudfoot,

J. Zhang

HEP Division, Argonne National Laboratory, 9700 S. Cass, Argonne, IL 60439, USA

[∗]Email: rwang@anl.gov

3in the FTK chain of custom electronics to connect the system implemented (central region only) in spring, 2016. to the High-Level trigger (HLT). The FTK performs full event $\frac{1}{5}$ stracking using the ATLAS Silicon detectors for every Level-1(L1)⁵³ The Fast TracKer (FTK) [\[4\]](#page--1-3) is a custom electronics system commercial PC blades, making use of the 10 Gb Ethernet full mesh ATCA backplane.

to global module identifiers using look up tables stored in static RAM (SRAM). After processing, the event records are sent 18LINK) protocol at 2 Gbps. The data processing is handled 64as on b-tagging and primary vertex finding efficiency. in two Xilinx Virtex-6 FPGAs, with two additional Virtex-6 FPGAs communicating with the processor blades over the ATCA backplane. The four FPGAs are connected via a full internal mesh $\,^{65}$ of high speed GTX lines. This paper reports the design goals, ⁶⁶*A. Functionality* implementation, and testing results of the FLIC.

I. INTRODUCTION TO THE ATLAS TDAQ AND FAST TRACKER SYSTEM

 $\begin{array}{c} 26 \\ 27 \end{array}$ $_{26}$ HE ATLAS [\[1\]](#page--1-0) trigger system is deployed to reduce the $_{71}$ HLT. event rate from the Large hadron collider (LHC) bunch 72 Each FLIC board receives the upstream event record from crossing frequency of 40 MHz to about 1000 Hz for permanent ⁷³the eight optical links in the front panel. Each link receives storage. For Run 2, the architecture is a two tier trigger ⁷⁴data with a bandwidth of bandwidth is 2Gbps (tested up to system, consisting of a custom hardware-based Level-1 (L1) ⁷⁵3Gbps). Because the FTK has its own coordinates for the trigger [\[2\]](#page--1-1) and a computer-based High-Level trigger (HLT) ⁷⁶hit clustering, local identifiers have to be converted to the [\[3\]](#page--1-2). The L1 trigger system uses custom-made electronics to ⁷⁷coordinate system used by HLT algorithms. The two FLIC determine the regions of interest (RoI) from the calorimeter ⁷⁸boards do the conversion using lookup tables, and insert the and muon spectrometer coarse signals. The L1 trigger reduces ⁷⁹corresponding ATLAS global module identifier into the event the event rate from 40 MHz to 100 kHz with a latency of ⁸⁰record during data processing. The event record is reformatted 362.5 μ s. The HLT then runs trigger algorithms with near- 81 to the ATLAS standard record format before it is sent out to offline reconstruction quality on either the RoIs or the full ⁸²the HLT. 38event information with an off-the-shelf CPU farm. This further 83 The FLIC communicates with the multiple processor blades

 In Run 2, as the luminosity and pile-up increases, the ⁸⁶the multiple blades. rapid growth of the event sizes will push the load on the HLT because only a finite number of RoIs can be processed. Without selection using tracks, this results in a reduced ⁸⁷*B. Data Processing, Control and Monitoring* efficiency or higher trigger thresholds for the objects to be ⁸⁸ The FLIC board is composed of the input card and the rear considered. Global event information, such as the location of ⁸⁹transition module (RTM). Two FLIC boards occupy the hub the hard interaction vertex or number of primary vertices in the ⁹⁰slots of an ATCA shelf, with processor blades in payload slots. event, is useful for object selections, corrections or background ⁹¹This allows the full event record to be sent to any of the blades rejection. To provide track information to the HLT before full 92via 10 Gb Ethernet.

an average latency of 0.3 s.

1 *Abstract*—The Fast TracKer (FTK) to Level-2 Interface Card soreconstruction, a hardware-based track finder (Fast TracKer) (FLIC) of the ATLAS FTK trigger upgrade is the final component 51 has been designed to run at the L1 rate. It will be partially

accepted event at 100 kHz. The FLIC is a custom Advanced 54that rapidly finds and reconstructs tracks in the inner-detector Telecommunications Architecture (ATCA) card that interfaces 55layers for every event that passes the L1 trigger. It provides 8the upstream FTK system with the ATLAS trigger and data 56 global track reconstruction so that the HLT has access to early 9 acquisition (TDAQ) system, and allows for event processing on 57tracking information. The track reconstruction is performed in 12 The FLIC receives data on eight optical links at a bandwidth 59 and FPGAs. Since tracks from FTK closely match to offline 13 of about 1 Gbps per channel, reformats the data to the ATLAS 60tracks, a pre-selection can be done before full track recon-standard record format, and performs a conversion from local ⁶¹struction. The performance has been studied with FTK tracks 17out to the TDAQ system using the simple link interface (S- 63can be seen on the ability to identify single particles, as well hardware with massive parallelism of associative memories implemented in the trigger chains [\[4\]](#page--1-3); a large improvement

II. THE FTK TO LEVEL-2 INTERFACE CARD

 The FTK to Level-2 Interface Card (FLIC), shown in Figure [1,](#page--1-4) is the final component of the FTK system. It is a custom Ad-vanced Telecommunications Computing Architecture (ATCA) card that interfaces the upstream FTK components with the

reduces the event rate from 100 kHz to about 1000 Hz with ⁸⁴housed in the same ATCA shelf using the full backplane bandwidth. This enables event processing and monitoring by

Fig. 1. The FLIC production board.

 The input card is divided into two areas, the data processing ¹³¹then pulled out by the receiver state machine. The internal area and the management area. In the data processing area, ¹³²processing uses a faster clock (3.2 Gbps for each pipeline) to there are four Xilinx Virtex-6 FPGAs. Two are used to handle ¹³³insure that, ON AVERAGE, no more than one event's worth of the data processing (processing FPGA) with the other two ¹³⁴data will be stacked in the FIFO. Each processing FPGA has communicating with the processor blades over the ATCA ¹³⁵32 Mb of fast SRAM per input link performing the conversion backplane (interface FPGA). The four FPGAs are connected to ¹³⁶of the module identifier (ID) from the FTK local ID to ATLAS each other via a full internal mesh of high speed low-voltage ¹³⁷global ID. The address for the lookup is built from the header differential signaling (LVDS) lines (designed to run at 4 Gpbs) ¹³⁸of each track. The lookup is performed in parallel with the (Figure [2\)](#page-1-0).

Fig. 2. Then internal mesh between the four FPGAs. Each FPGA is connected ¹⁵⁷raw data as it passes through the pipeline. Both the counters to another one using four high speed GTX lines.

four Flash RAMs and one Intelligent Platform Management Controller (IPMC) card made by LAPP [\[5\]](#page-3-0) , shown in Figure [3\)](#page-2-0). The small FPGA provides level translation and bus control logic to interface the microprocessor and Flash RAMs to the Virtex-6 FPGAs. When requested, it loads the firmware for each FPGA from the Flash RAM for configuration. Data for the SRAM fast lookup tables used by the Virtex-6 FPGAs is also stored in the Flash RAM. The PIC monitors volt-age, current and temperature of the board directly using its internal Analog-to-digital converter (ADC). The PIC receives commands over the front panel Ethernet port, performing the required register and data accesses to all other devices by controlling the small FPGA. All transactions on the front panel Ethernet port are acknowledged. A secondary Inter-Integrated Circuit (I2C) interface connects the LAPP IPMC, a custom mezzanine card, to the PIC. Through this interface all monitoring information may be transferred through the IPMC to the shelf manager. Main board power is controlled in accordance with ATCA specifications by the IPMC. The power enable signal from the IPMC is sent to the PIC, which then re-drives the enable to the DC-DC converter. This allows the FLIC to be bench tested using a power supply.

 Data processing in each processing FPGA is divided into four pipelines. Each pipeline processes data received from one small form-factor pluggable (SFP) on the front panel (Figure [4\)](#page-2-1). The upstream data is buffered immediately after arrival,

track processing, which ensures that the global ID is ready to be inserted to the track record before processing finishes. The global module ID is inserted into the event record on the fly in tabric 142 the merge state machine. Event records are then reformatted to the ATLAS standard record format, sent out from the RTM to the HLT. In total eight 2 Gbps S-LINK protocols are used for tabric 145the RTM and readout card communication. A second version of firmware that emulates the output of the FTK system has been developed at Argonne to test the performance of the board as a function of the size of event records, event rate, and stability over time.

 Monitoring of each pipeline is performed by the use of fabric₁₅₁ diagnostic counters and a multiplexed capture FIFO, all acces-sible by the PIC using register I/O as mentioned above. Each $T₀$ 153 pipeline implements multiple counters showing the number fabric 154of records and/or the number of fragments that have been processed. The multiplex capture FIFO may be used to capture data at multiple points along each pipeline, saving a copy of

and capture FIFO can be read using the front panel port. The spy buffer functionality has been implemented in the FLIC

 The management area provides the slow control and mon-¹⁶⁰as well using the two interface FPGAs. They copy fragments itoring of the FLIC board. It consists of one small Spartan-3 ¹⁶¹of the selected event from the processor FPGAs using the FPGA, one Microchip peripheral interface controller (PIC), 162internal mesh. Those fragment are then assembled, formed into

Fig. 3. Then slow control of the FLIC board.

Fig. 4. The data processing pipeline in the processing FPGA.

Ethernet packets, and sent to multi-processor blades through the ATCA backplane. Analysis of these events by the blades in the shelf may then provide advanced monitoring or triggering options as appropriate software is developed.

¹⁶⁷*C. Performance study*

 Two prototype FLIC boards have been tested for all re-quirements and demonstrated to perform at or above design specification. For the data processing inside the FLIC, the Chipscope measurements show the SRAM lookup takes a maximum of 139 ns to resolve for all detector layers, while processing of each track takes 160 ns. The latency has been measured as a function of the number of tracks per event (Figure [5\)](#page-2-2). Good agreement can be seen between measurement and theoretical model predictions (the time taken to write the event record into the various FLIC FIFOs as the data expands within the board). In the specification, the Run 2 event record contains an average of 17 tracks, which corresponds to a 180 latency of about 20 μ s. The event rate from the FLIC to the HLT has also been studied. Figure [6](#page-3-1) shows the measured event rate as a function of the number of tracks per event record. For an event with 17 tracks, the rate is about 120 kHz, above the

Fig. 5. Latency of the FLIC data processing as a function of the number of tracks per event record. The red line is the rate that FLIC sends event records. The black line is calculated based on the theoretical model. The rate for a 4 Gbps output link (purple dashed line) and aggressive limit (using full bandwidth, green dashed line) are also shown.

¹⁸⁴100 kHz HLT requirement. As all pipelines are independent, 185the rate per pipeline does not change when processing multiple

Fig. 6. The FLIC to HLT event sending rate as a function of the number of tracks per event record. The black line shows the event record rate of FLIC sending date while the red line is the receiving rate on the HLT side. The green dashed line shows the maximum rate when using the full 2 Gbps bandwidth. The cross shows the FTK specification which is 100 kHz of 17 tracks per event record.

Fig. 7. The rate at which the FLIC sends events to the HLT is measured with a fixed number of tracks per event record in each output channel. Measurements have been performed using one (orange line), two (red line), four (blue line), six (green line), and eight (purple line) output channels. The measured rate using multiple output channels have been shifted up for better visibility. The rate limit in the specification is 100 kHz (dashed line).

¹⁸⁶channels (Figure [7\)](#page-3-2).

187 III. SUMMARY

 The FLIC is an interface between the FTK and the High Level Trigger built with all necessary and desired functionality. It does the data dispatching to HLT with geometry description conversion, as well as the data monitoring and processing on ACTA blades. It has been extensively tested, meets or exceeds all the specifications.

194 REFERENCES

- 195[1] ATLAS Collaboration, *The ATLAS Experiment at the CERN Large*
- 196 *Hadron Collider 2008* JINST 3 S08003 1-407
- 197[2] ATLAS Collaboration, *ATLAS Level-1 Trigger Technical Design Report*
- 198 CERN/LHCC/98-014 (1998)
- 199[3] ATLAS Collaboration, *ATLAS High-Level Trigger Data Acquisition and*
- 200 *Controls Technical Design Report* CERN/LHCC/2003-022 (2003)
- 201[4] ATLAS Collaboration, *Fast TracKer (FTK) Technical Design Report* 202 Tech. Rep. CERN-LHCC-2013-007, ATLAS-TDR-021, CERN, Geneva,
- 203 June, 2013. ATLAS Fast Tracker Technical Design Report 204[5] Atlas LAPP, Annecy. LAPP IPMC Mezzanine 2013, http://la
- Atlas LAPP, Annecy. *LAPP IPMC Mezzanine* 2013, [http://lappwiki.in2p3.](http://lappwiki.in2p3.fr/twiki/bin/view/AtlasLapp/ATCA) 205 [fr/twiki/bin/view/AtlasLapp/ATCA](http://lappwiki.in2p3.fr/twiki/bin/view/AtlasLapp/ATCA)