





# Upgrade of the Trigger System of the ATLAS Liquid Argon Calorimeters

The ATLAS detector is a general purpose detector in particle physics, designed for proton-proton collisions at the Large Hadron Collider (LHC) at CERN.



Naoko Kanaya on behalf of the ATLAS Liquid Argon Calorimeter group


# Poster

UPGRADE OF THE TRIGGER SYSTEM OF THE ATLAS LIQUID ARGON CALORIMETERS

RT2014 IN NARA, JAPAN NAOKO KANAYA (UNIVERSITY OF TOKYO, ICEPP) ON BEHALF OF THE ATLAS LIQUID ARGON CALORIMETER GROUP


**INTRODUCTION**

ATLAS is a general-purpose detector in particle physics, designed to study proton-proton collisions produced at the Large Hadron Collider (LHC). A series of upgrade programs are foreseen in next 10 years to explore the full physics potential of the LHC experiments. The ATLAS Liquid Argon (LAR) sampling calorimeters produce a total of 182,486 signals, which are digitized and processed by the front-end and back-end electronics for each triggered event. In addition, the front-end electronics provides the signals to the first level trigger system. In 2020, instantaneous luminosities of  $(2-3) \times 10^{34} \text{ cm}^{-2} \text{ s}^{-1}$  are expected, far beyond that for which the detector was designed. The new trigger strategy and electronic upgrades are required to use the full potential of the ATLAS detector.



**TRIGGER STRATEGY**

The Level-1 (L1) trigger rate is limited by the readout bandwidth of the front-end detector electronics to about 100 kHz, and the latency of the L1 trigger is limited by the depth of the front-end detector pipeline memory up to 2.5  $\mu\text{s}$ . The strategy of the L1 calorimeter trigger upgrade for Phase-I is to use digital trigger granularity signals from the LAR electromagnetic calorimeter (Super-Cell), to run more effective algorithms using smart variables. Retaining the low transverse energy threshold ( $E_T$ ) by improving electron/photon separation from jets.



**NEW READOUT ARCHITECTURE**

The use of the scheme based on Super-Cells requires a replacement of the Layer Sum Boards (LSBs) for the front and middle layers  $\rightarrow$  New boards/backplanes replacement


**LAR Trigger Digitization Board (LTDB, on-detector)**

- Build analog sums as input for TBBS (tower builder board)
- Digitize Super-Cell analog signals for LDPS (digitization board)
- Radiation tolerance 100Gy\*, latency 275ns, low power consumption

**LAR Digitization Processing System (LDPS, off-detector)**

- Receive the digital signals (from 124 LTDBs, 34,000 Super-Cells)
- Extract calibrated energy from raw ADC sampling data by applying a digital filtering technique (FPGA-base)
- Reception/transmission  $\sim 25/41$  [Tb/s], latency 350ns

**L1 Calo trigger system** \* phase-II upgrade for HL-LHC run,  $L=3ab^{-1}$



**R&D STUDIES FOR THE ELECTRONICS UPGRADES**

Two hi-end commercial FPGAs, Altera and Xilinx families are used for the development.



Resource	Estimated Requirement	Specification	FPGA I	FPGA II
Register [10 <sup>3</sup> ]	164	1454	1300	
LUT [10 <sup>3</sup> ]	120	712	900	FPGA-I
TRIP	54	86	86	Xilinx Virtex-7
DSP	778	5360(1)	1518(1)	FPGA-II
BlockRam [Mbit]	13.5	67.7	57.0	Altera A10K10-10

- Mixed-signal Front-end ASICs**
  - Digitization speed  $\geq 40$  MSPS
  - Resolution (ENOB)  $\geq 11$
- High-speed/high density digital processing system** (ATCA platform)
  - 54 high-speed transceivers (5.12Tb/ps for Rx, 10.5Tb/s for Tx)
  - Sufficient DSP processing power

**COTS TI-ADSS281**: radiation tolerant survived after  $\sim 89$ KGy irradiation

**Custom ASIC ADCs**: based on IBM CMOSRF (14 nm) technology for low latency and low power consumption.

- 4-stage SAR-based pipeline ADC ( $< 50$  mW)
- Full SAR-based architecture ADC ( $< 10$  mW @ 20MSPS tested)

**SUMMARY**

An upgrade of the trigger readout for the ATLAS LAR calorimeters is essential for running in high luminosity and pileup conditions. The improved spatial granularity of the trigger primitives reduces the trigger rate. The R&D studies are on-going towards Phase-I (II) upgrades. The upgrade designs have been validated. The full system test of the upgrade electronics are going smoothly at CERN, and in-situ demonstrator will be foreseen for the run starting in 2015.

**REFERENCES**

[1] The ATLAS Collaboration, "ATLAS Liquid Argon Calorimeter Phase-I upgrade Technical Design Report", CERN-LHCC-20130-017

## ① LHC upgrades & motivation

RUN2 : 2015-2017

Phase-I upgrade : 2018-2019  $\leftarrow$

RUN3 : 2020-2022

Phase-II upgrade 2023-2025

HL-LHC : 2026~

## ② New event trigger strategy and improved performance expected.

## ③ Required electronics upgrades for the new trigger strategy

## ④ R&D studies for electronics upgrades (also towards Phase-II upgrades)

- Fast signal sampling (on-detector)
- FPGA-based digital processing system
- High-density optical Tx/Rx

Naoko Kanaya on behalf of the ATLAS Liquid Argon Calorimeter group