

1 Overview of the ATLAS Insertable B-Layer (IBL)

2 Project

David-Leon Pohl*

on behalf of the ATLAS Collaboration

Physikalisches Institut der Universität Bonn

E-mail: David-Leon.Pohl@cern.ch

The upgrade of the present ATLAS detector with a new layer of hybrid pixel detectors constitutes the first improvement of the tracking system for operation at high luminosity LHC. The new sub-detector, called Insertable B-Layer (IBL), is currently under construction and will be installed between the existing pixel detector and a new beam pipe of smaller diameter. The increased radiation, pixel occupancy as well as the more stringent material budget and space requirements demanded the development of several new technologies for the IBL.

A novel $\sim 4 \text{ cm}^2$ Front-End chip (FE-I4) in 130 nm CMOS technology, able to cope with 250 MRad total ionizing dose, was designed. To reduce the material budget the Front-Ends are thinned down to $150 \mu\text{m}$ and mechanical support structures which are made of new composite materials with CO_2 based cooling tubes are deployed. Two different slim edge sensor technologies are used for the IBL: planar n^+ -in-n sensors and, for the first time, innovative 3D sensors.

After a short overview of the IBL project the current status of the IBL production is presented with a focus on the quality assurance at wafer, module and stave levels. Particular emphasis is put on the results of the FE-I4 wafer probing that has been successfully completed. Final results including the yield and distributions of calibration values and important chip parameters are shown for 2580 Front-Ends tested.

11th International Conference on Large Scale Applications and Radiation Hardness of Semiconductor Detectors

3-5 July 2013

Auditorium Cassa di Risparmio di Firenze, via Folco Portinari 5, Florence, Italy

*Speaker.



3 **1. Motivation**

4 The current ATLAS pixel detector consists of three barrel layers of hybrid pixel detectors and three
 5 forward and backward discs [1]. It provides high-resolution track points and is important for the
 6 identification of delayed particle decays via primary and secondary vertex reconstruction. During
 7 the upcoming LHC run (until the end of 2022) the expected particle fluence will result in a total
 8 radiation of 50 MRad ionizing and 10^{15} N_{eq}/cm^2 non-ionizing dose for the pixel detector. The
 9 actual inner pixel layer (B-Layer) will be affected most by the radiation. To counteract potential
 10 loss in the track reconstruction a new Insertable B-Layer (IBL) is being built. It will be inserted into
 11 the existing pixel detector as an additional barrel layer during 2014. The additional layer that is even
 12 closer to the interaction point increases the precision of the impact parameter reconstruction and
 13 reduces the ghost track probability induced by high pile-up events and can therefore enhance the
 14 vertex reconstruction and the B-tagging performance. The reduction of the radius of the innermost
 15 layer from 5 cm to 3 cm demands high radiation tolerance. During the IBL lifetime an integrated
 16 luminosity of 550 fb^{-1} will be collected leading to a total design fluence of 250 MRad ionizing and
 17 $5 \cdot 10^{15}$ N_{eq}/cm^2 non-ionizing dose (including safety factors) [2].

18 **2. Layout**

19 The IBL consists of 14 axial staves mounted onto support rings that are directly fastened to a new
 20 beryllium beam pipe of 2.5 cm radius. The staves are tilted by 14° in r-phi with 20% stave-to-stave
 21 overlap but no overlap in z-direction due to space constraints (Fig. 1). The support structure houses




Figure 1: One quadrant cross-section of the IBL (top) and the top view of one stave (bottom). All dimensions are given in mm [2].

22 a titanium CO₂ evaporative cooling tube and is made of a carbon-fiber lamination filled with low
 23 density carbon foam. This allows the reduction of the total radiation length down to only 60% of
 24 the present B-Layer and 1.54% χ/χ_0 at a pseudorapidity $\eta = 0$. Each stave contains 20 modules
 25 (Fig. 11) which are glued onto the stave, 8 single chip modules on either ends with 3D sensors and,
 26 12 double-chip modules with planar sensors covering the central region. Four single chip or two
 27 double chip modules form one power group sharing the same high voltage and low voltage power
 28 lines. During stave production the modules are connected via wire bonds to a multi layer stave flex,
 29 containing power, data acquisition, and configuration lines.

30 3. Sensors

31 Main requirements for the IBL sensors are slim inactive edges ($< 250 \mu\text{m}$), to be operational up
 32 to $5 \cdot 10^{15} \text{N}_{\text{eq}}/\text{cm}^2$ NIEL, a maximum bias of 1000 V and a power dissipation $< 200 \text{mW}/\text{cm}^2$ at
 33 -15°C working temperature. Two silicon sensor technologies with different electrode configura-
 tions have qualified for IBL: planar n⁺-in n and n-in-p 3D sensors (Tab. 1).

Sensor technology	Planar n ⁺ -in n	3D n-in-p
Electrode layout	Planar n ⁺ -pixel and p backside	n and p-type columns
Thickness	200 μm	230 μm
Electrode distance	200 μm (= thickness)	67 μm
Operation voltage, begin/end of lifetime	60/1000 V	20/180 V
Manufacturer	CiS ¹	CNM/FBK
Tile size	18.59 mm x 41.32 mm	18.75 mm x 20.45 mm

Table 1: Sensors of the IBL

34
 35 The planar design was derived from a similar design employed in the current ATLAS Pixel Detector
 36 and constitutes a rather conservative technology regarding the manufacturing yield and cost. The
 37 major advancement is the slim inactive edge ($< 200 \mu\text{m}$) achieved by shifting the back-side guard
 rings underneath the opposing edge pixels (Fig. 2).




Figure 2: Edge pixel layout and edge efficiency of irradiated planar with $4 \cdot 10^{15} \text{N}_{\text{eq}}/\text{cm}^2$ (a) and 3D CNM
 sensors with $5 \cdot 10^{15} \text{N}_{\text{eq}}/\text{cm}^2$ (b) [4].

38
 39 The 3D sensors, on the contrary, have their first application in high energy physics. The main
 40 difference to the planar design is their electrode geometry. Instead of electrodes situated on the

¹CiS Forschungsinstitut für Mikrosensorik und Photovoltaik GmbH, Erfurt, Germany

41 detector surface, they are etched into the sensor bulk as 10 mm-radius columns by double sided
 42 Deep Reactive Ion Etching (DRIE). The distances between the electrodes can be made shorter
 43 than the sensor thickness (IBL design: $67\ \mu\text{m}$) leading to a much lower depletion voltage. The
 44 reduced drift distance of the charge carriers also decreases the charge collection time and therefore
 45 the charge trapping probability making the 3D concept very radiation hard [3]. Two different
 46 3D designs from two different manufacturers (CNM²/FBK³) are used for the IBL. In the CNM
 47 design, the columns are $210\ \mu\text{m}$ long and isolated via p-stop/p-spray implantations on the n⁺/p⁺
 48 side whereas the FBK design has electrodes that fully pass through the sensor bulk with p-spray
 isolation on both sides (Fig 3). In both designs each pixel has two n-readout electrodes and six




Figure 3: 3D sensor design from CNM (a) and FBK (b) [4].

49 p-type biasing electrodes shared with neighboring cells. A comprehensive overview showing the
 50 different sensor characteristics and test beam results of highly irradiated devices can be found
 51 in [4]. All IBL sensors have the same granularity of $250 \times 50\ \text{mm}^2$ pixels (excluding the edge
 52 pixels) organized in 80×336 arrays. 75% of the IBL sensor surface will consist of planar sensors,
 53 where one sensor tile is bump bonded to two FE (double chip module). The remaining 25% are
 54 made of 3D sensors with tiles that are half the size of the planar tiles due to yield limitations. Each
 55 3D sensor is read out by one FE, forming a single chip module.
 56

57 4. Front-End I4

58 The FE-I4 integrated circuit is designed in a 130 nm CMOS process offered by IBM. With a
 59 dimension of $20.2 \times 18.8\ \text{mm}^2$ and an active area of $20.2 \times 16.8\ \text{mm}^2$ (89%) it is currently the
 60 largest chip produced for high energy physics. To cope with the high pixel occupancy the readout
 61 architecture of the FE-I4 is very different compared to its predecessor the FE-I3. The hits are stored
 62 in local pixel buffers called 4 pixel digital regions (4DPR). These localized buffers exploit the fact
 63 that real hits usually come in geographical proximity and avoid unnecessary copying of the hit
 64 information to the periphery of un-triggered hits. This is the main source for the hit inefficiency

²Centro Nacional de Microelectronica (CNM), Barcelona, Spain.

³Fondazione Brune Kessler (FBK), Trento, Italy.

65 of the FE-I3 design at IBL luminosities [5]. The pixel matrix of the FE-I4 has 26880 pixels of
 50 μm x 250 μm sizes organized in 336 rows and 80 columns.




Figure 4: The analog pixel cell of the FE-I4 [6].

66

67 Each pixel of the FE-I4 has a two staged AC coupled charge sensitive amplifier with adjustable
 68 shaping time for the first stage and an individually adjustable threshold for the discriminator that
 69 follows the second stage (Fig. 4). The charge determination and time stamping is done via the
 70 time over threshold (TOT) technique with 4-bit resolution. One TOT is given in counts of an
 71 externally supplied clock, nominally 40 MHz. For the tuning of the FE an internal charge injection
 72 circuit (Pulsar DAC) can be used that distributes a voltage step (V_{cal} , Fig. 4) to selectable injection
 73 capacitors present in each pixel. The data output during detector operation is an 8b/10b encoded
 74 LVDS signal with 160 Mb/s. For the IBL production the 2nd full scale version of the FE-I4 is
 75 used called FE-I4B. Only minor changes were needed to its predecessor the FE-I4A that already
 76 fulfilled most of the IBL requirements, like the radiation hardness ($> 250 \text{ MRad}$) and the power
 77 consumption ($< 2 \text{ mW/mm}^2$) [4]. The changes are mainly related to the homogeneity of the pixel
 78 matrix, the implementation of an internal power management, the improvement of the internal
 79 charge injection circuit and, the tuning of biasing DAC and counter ranges [6]. The FE-I4B has two
 80 stand-alone linear-shunt low dropout voltage regulators (LDO) that are used during IBL operation
 81 to generate the analog and digital supply voltage [7]. The reference voltage input of each LDO
 82 has to be half the value of the desired output voltage and can be either connected to an internal
 83 tunable voltage reference or a voltage band gap circuit. The tunable voltage reference uses the
 84 master current reference of the FE-I4B (nominally $2 \mu\text{A}$) from which all internal DACs and biases
 85 are fed. Since this reference current itself relies on the output of the analog LDO a power up circuit
 86 was implemented. In order to maximize the probability of a successful startup at low temperatures
 87 (-40°C) and to ensure an operation voltage of $< 1.6 \text{ V}$ after high irradiation, a powering scheme
 88 was chosen where the LDO for the analog part is fed by both voltage references and the digital
 89 LDO by the tunable reference only. Detailed information and measurements of the IBL low voltage
 90 powering scheme can be found in [8].

91 5. FE-I4B wafer testing

92 The FE-I4B is produced on a 200 mm wafer with 60 chips. All 43 wafers (2580 chips) for the IBL
 93 have been tested and selected results are presented here. During the test of one wafer the FEs were
 94 probed sequentially by contacting 108 FE pads with a needle card. The measurement time was one
 95 hour per chip and 2.5 days per wafer. The tests can be divided into three parts: Pixel array tests,
 96 where the analog and digital functionality of each pixel is tested, global chip tests where global chip
 97 parameters are investigated and chip calibrations [Tab. 2]. The chip calibrations require to contact
 98 dedicated pads of the FE and are therefore only possible at wafer level. No errors are allowed here
 99 since the deduced calibration values are crucial for the detector operation and the measurements
 cannot be repeated at a later stage of the IBL production.

Pixel array tests	Global Front-End tests	Front-End Calibrations
Analog tests with internal charge injection circuit (Analog scan with different injection caps, Threshold scan for pixel noise and threshold, Cross Talk scan)	Current consumption (at power up, after configuration, at high trigger rate)	Reference current tuning
Test of the digital hit processing periphery (Digital scan, Hit buffer test, Latency counter test, Hit Or test)	Global register tests	Voltage references measurements
Configurability of the pixels (Pixel register tests, Masking capability)	Event size limitation test	Internal charge injection circuit (Pulser DAC transfer function, Injection capacitance measurement)
	Service record counter readout	Serial number burning ⁴
	Scan chain tests of three main logic blocks (CMD, DOB, ECL)	

Table 2: Complete list of all tests done at FE-I4B wafer probing for IBL.

100

101 More than 18000 values are collected for each wafer demanding a fully automated analysis. There-
 102 fore a software⁵ was written to determine the chip states autonomously by applying a sophisticated
 103 cut scheme on pixel, column and Front-End levels [Fig. 5]. At the end of the analysis each FE
 104 is classified with a color: red, yellow, green, blue. Red Front-Ends show an extreme current con-
 105 sumption and cannot be configured, yellow FEs are partially working and can be used for R&D
 106 purposes, blue FEs have results that the software cannot judge automatically and green FE pass all
 107 tests and are selected for IBL. The cut values for each result were defined by the study of distribu-
 108 tion plots of the first 10 wafers and by the knowledge already gained from FE-I4A wafer probing.
 109 Figure 6 (a), (b) shows for example the current consumption distribution of the digital and analog
 110 part after configuration and the corresponding cuts depicted as vertical lines. All green FEs have
 111 a digital current consumption in a narrow range between 105-125 mA, whereas the analog current
 112 distribution is rather broad (200-300 mA). It turned out that the needle contact quality can reduce
 113 the analog current drawn up to 100 mA. Therefore no FE was disqualified if only the analog current
 114 was too low.

115 The reference current is set at the beginning of each FE test, since it has a big impact on the power
 116 consumption and the overall chip performance. It can be tuned to the design value of 2 μ A with

⁴15-bit: chip number (bit 1-6) + wafer number (bit 7-15)

⁵WaferAnalysis, <http://icwiki.physik.uni-bonn.de/twiki/bin/view/Systems/UsbPix#WaferAnalysis>

small deviation (Fig. 6 (c)). The voltage references for the two regulators were also measured on




Figure 5: Cut scheme used for FE-I4B IBL wafer probing. Black arrows indicate the cut flow. Left: Cuts are applied on pixel level for each pixel array test, defining failing pixels. If more than a certain number of pixels in one column fail the column is marked to fail. Middle: All failing pixels/columns of all pixel array tests are summed up to avoid double counting. Right: Global cuts on global results and the total number of failing pixels/columns define the final chip state. Only if no result is marked red, yellow or blue the Front-End is green and therefore accepted for IBL.

117

118 the wafer (Fig. 7). No cuts were applied to these values due to an unsettled power scheme at the

119 time of wafer probing. In addition it is difficult to measure voltages precisely on the wafer because




Figure 6: Current distributions of the FE-I4Bs tested for IBL. The colors of the histograms show the final chip state and the vertical lines the cut values. Figures (a) and (b) show the current drawn from the digital/analog part with 1.5 V/1.2 V supply voltage after configuration with standard settings (listed in [6]). (c) is the reference current distribution after tuning to 2 µA.




Figure 7: Results of the reference voltage measurements for the digital (top) and analog (bottom) regulators. Left/middle: minimum/maximum achievable voltages of the tunable voltage references. Right: distributions of the bandgap voltage references. The corrected reference voltages were determined on 37 wafers only.

120 of the resistances coming from needle contact leading to a voltage shift. To correct for the voltage
 121 shift all reference voltages were measured at three different current consumptions and a linear ex-
 122 trapolation to zero current was done. Nevertheless an offset in the order of few 10 mV could still be
 123 seen when comparing voltage measurements with the needle card and with wire bonded FEs. With
 124 this systematic error taken into account the digital and analog bandgap voltages with 572 ± 11 mV




Figure 8: Calibration values for the internal charge injection. The left and middle figures show the results of a line fit to the Plsr DAC transfer function (offset, slope) and the right figure the distribution of the measured injection capacitance values.

125 and 720 ± 13 mV are close to their design values of 600 mV and 750 mV. In contrast the maximum
 126 tunable voltage reference for the analog part (Fig. 7) is often much lower than 750 mV. Therefore
 127 the analog voltage during detector operation was lowered from 1.5 V to 1.4 V.

128 Figure 8 shows the calibration values for the internal charge injection. The values of the injection
 capacitances are 6.1 ± 0.3 fF and in good agreement with the simulations.




Figure 9: Yield of the FE-I4B IBL wafers (a) and the percentage of failing FEs shown for different position at the wafer top (b). Two FE have a lower yield due to the small gap to the wafer edge (picture, dashed circles).

129
 130 In total 61% of the tested FE-I4B qualified for IBL (Fig. 9a), 30.5% were marked yellow and 8.5%
 131 red. There is no correlation between the failure rate and the FE position on the wafer, besides two
 132 FEs that were produced very close to the wafer edge (Fig. 9b). The most frequent test result leading
 to a disqualification of the FE is the total number of failing pixels and columns (Fig. 10). The FE




Figure 10: Most frequent test results that lead to the disqualification of the FE-I4B for IBL.

133
 134 was only accepted if less than 0.2% (54 pixels) were failing with less than 20 pixels per column.
 135 Fig. 10 also shows the second most frequent failure mode, which is the current consumption
 136 (IDDA, IDDD, high current at power up). Additional IDDD and Shmoo plot tests (bin 'Aptasic

137 tests⁶) were carried out at an external company⁶ for the first 21 wafers only, since the failure rate
 138 was very low ($< 0.5\%$).

139 6. Module testing

140 After the qualification of suitable Front-Ends and sensors the FE is thinned down to 150 μm and
 141 both parts are connected on a pixel basis via bump bonds [9]. A flex is glued onto the sensor
 142 and the flex pads are connected to the FE pads with wire bonds. The whole assembly is called
 module (Fig. 11).




Figure 11: Modules of the IBL. (a): double chip module with handling frame and module connector, (b) magnification of a single chip module with FBK 3D-sensor. VDDA/VDDD pads are used to sense the regulator output voltage.

143
 144 During module testing the bump bond quality is checked with several tests before and after thermal
 145 cycling between -40°C and 40°C . There are two possible failure modes for the bump connection:
 146 open and shorted bumps. Open bumps are detected with a source scan and by the comparison of
 147 the pixel noise with and without sensor bias. The noise is different if the sensor pixel is connected
 148 due to the change of the input capacitance of the preamplifier. Shorted bumps are identified in a
 149 cross talk scan, where charge is injected into selected pixels and neighboring pixels are read out. A
 150 large fraction ($\sim 37\%$) of the first 195 modules tested showed too many open and shorted bumps.
 151 Therefore the bump bond process was changed to a flux free process leading to an increase of the
 152 module yield to a reasonable 80%.

153 The FE is powered for the first time with the final powering scheme using the regulators during
 154 the module tests. The output voltages of the regulators are sensed on special pads on the module
 155 flex (Fig. 11(b)) and are tuned to 1.2 V for the digital and 1.4 V for the analog part. Also the
 156 tuneability of the threshold is tested for the first time at module level and initial configurations
 157 for the detector operation are created. The distribution of the threshold mean and the threshold

⁶Aptasic SA, Boudry, Switzerland.




Figure 12: Threshold and noise of 159 IBL production modules after FE tuning to 3000 e threshold. (a) and (b): mean threshold and dispersion determined by a Gauss fit, (c): arithmetic mean noise.

158 spread after chip tuning can be seen in Figure 12 together with the mean noise. The small spread
 159 of the noise distribution is a good indicator for a successful FE calibration. The distribution is not
 160 normally distributed, since the 3D sensors have a higher capacitance [10]. All results taken during
 161 module testing are analyzed with the same cut scheme used for FE-I4B wafer probing (Fig. 5).
 162 Modules are only accepted if the sensors have a reasonable break down voltage, the FE is working
 163 with the regulators and the number of broken pixels is less than 1%, i.e. 270 per chip. With the
 164 actual qualification rate the module testing will be finished in October 2013.

165 7. Stave testing

166 After the modules are selected for IBL they are glued onto the bare stave and sent to CERN.
 167 At CERN a test bench has been established to ensure the overall functionality of the assembled
 168 staves [11]. The staves are reviewed under clean room conditions and under controlled humidity at
 169 warm ($\sim 10^\circ\text{C}$) and cold ($\sim -15^\circ\text{C}$) temperatures. To mimic the detector operation conditions all
 170 modules are operated in parallel. The cooling is done with CO_2 evaporative cooling as it is done in
 171 the detector.

172 After the reception of a stave a visual inspection for transport damages is done and power up and
 173 communication tests are performed on every module. The communication tests include FE register
 174 tests and the recording of eye diagrams for data transmission. The sensors are checked with IV
 175 curves and the total number of bad pixels per stave is determined in different scans. Bad pixels are
 176 defined by their non-responsiveness to charge injection, noise occupancy and bump bond failures.
 177 Also different tunings for the whole stave are created with a threshold of 1500 e, 2000 e, 2500 e
 178 and 3000 e. To evaluate the overall detection performance beta, gamma-sources and cosmic rays
 179 are used. An example of a Sr^{90} source scan of the 2nd production stave showing a good response
 180 of all modules can be seen in Figure 13. The source was moved by a linear motor stage along the
 181 stave with a speed slow enough to hit every pixel with a high probability. The rate is altered by
 182 a different material budget from the flex between source and sensor. At the end of a stave test
 183 the bad pixels are summed up and taken as a measure to rank the stave. The best 14 staves out of




Figure 13: Hit map of a source scan with Sr^{90} of the 2nd production stave.

184 presumably 17 staves built will be used for IBL. At the time of writing already 8 staves have been
 185 successfully qualified and the numbers of bad pixels is with 1500 per stave (0.2%) remarkably low.
 186 The last stave is expected to be qualified in the last quarter of this year 2013.

187 8. Conclusion

188 The IBL is the new fourth layer for the ATLAS pixel detector and currently under construction.
 189 New lightweight materials, novel radiation hard, slim edge sensor technologies and a new Front-
 190 End will be used in the new layer. The production of all detector components is already completed
 191 and the quality assurance for the FE-I4B is finished with a reasonable yield of 61%. The module
 192 production is expected to finish within fall 2013 and the 8th production stave was qualified already
 193 at the test facility at CERN with a small number of bad pixels (<2%). During the next year the new
 194 layer will be inserted into the existing pixel detector.

195 References

- 196 [1] ATLAS Collaboration, *The ATLAS Experiment at the CERN Large Hadron Collider*, *JINST* 3 S08003
 197 (2008), doi:10.1088/1748-0221/3/08/S08003.
- 198 [2] ATLAS IBL Collaboration, *ATLAS Insertable B-Layer*, Technical Design Report 19 (2010) and
 199 addendum (2012) *JINST* 3 S08003 (2008), doi:10.1088/1748-0221/3/08/S08003.
- 200 [3] C. Davia, S.J. Watts, *The geometrical dependence of radiation hardness in planar and 3D silicon*
 201 *detectors*, *NIMA* 603 319-324 (2009).
- 202 [4] ATLAS IBL Collaboration, Prototype ATLAS IBL Modules using the FE-I4A Front-End Readout
 203 Chip, *JINST* 7 P11010 (2012), doi:10.1088/1748-0221/7/11/P11010.
- 204 [5] D. Arutinov et al., *Digital Architecture and Interface of the New ATLAS Pixel Front-End IC for*
 205 *Upgraded LHC Luminosity*, IEEE Nuclear Science Symposium Conf. Rec., Dresden, Germany
 206 (2008).
- 207 [6] FE-I4 Collaboration, *The FE-I4B Integrated Circuit Guide*, version 2.2 (2012).

- 208 [7] L. Gonella et al., *The shunt-LDO regulator to power the upgraded ATLAS pixel detector*, *JINST* 7
209 C01034 (2012).
- 210 [8] M. Backhaus et al., *Characterization of the FE-I4B pixel readout chip production run for the ATLAS*
211 *Insertable B-layer upgrade*, *JINST* 8 C03013 (2012),
212 doi:10.1088/1748-0221/8/03/C03013.
- 213 [9] L. Gonella, F.Hüggling, N. Wermes, *Towards minimum material trackers for high energy physics*
214 *experiments at upgraded luminosities*, *NIMA* 650 202-207 (2010).
- 215 [10] Miroslav Havranek, Fabian Hüggling, Hans Krüger, Norbert Wermes, *Measurement of pixel sensor*
216 *capacitances with sub-femtofarad precision*, *NIMA* 714 83-89 (2013).
- 217 [11] J. Jentsch et al., *Quality Assurance and Functionality Tests on Electrical Components during the*
218 *ATLAS IBL Production*, *JINST* 8 C02048 (2013), doi:10.1088/1748-0221/8/02/C02048.