FEC: front-end cluster (plus L1 instruction cache) FPC: floating point cluster IEC: instruction execution cluster MEC = memory execution cluster (plus L1 data cache) BIU = bus interface unit On the data side, the memory unit's two AGUs can do two address calculations per cycle; the 24KB L1 data cache is implemented as a register file with two read and two write ports. The bus cluster contains a fr
![Small wonder: inside Intel’s Silverthorne ultramobile CPU](https://cdn-ak-scissors.b.st-hatena.com/image/square/e7124dd778d140c6b1206e035222f798db4eb19b/height=288;version=1;width=512/https%3A%2F%2Ffanyv88.com%3A443%2Fhttps%2Fcdn.arstechnica.net%2Fwp-content%2Fuploads%2Farchive%2Farticles%2Fpaedia%2Fcpu%2FIntels-x86-ISA-grows-down-today-laptops-tomorrow-the-iPhoneBlackberry.media%2F200%2Fmenlow-penny.jpg)