

3 March 1992
SC00000252 ...
(EAST note 92-05) RD—11/Status Report CERN/DRDC 92-11

92 - \parallel for Second-level Triggering (EAST) CERN \land DRIGG Status Report: Embedded Architectures

> NIKHEF—H Amsterdam K.Bos, J.Vermeulen, L.Wiggers

Institute of Atomic Physics and Polytecnic Institute, Bucharest V.Buzuloiu, D.Coltuc, F.Folta, A.Gheorghe, I.Legrand, N.Mihai, A.Zamfir

> Central Research Institute for Physics, Budapest E.Denes, J.Koch, T.Maroti, S.Molnar, G.Odor

CERN, Geneva R.K.B0ck (*), W.Krischer, R.McLaren, Z.Natkaniec, N .Tcham0v

Institute of Nuclear Physics, Cracow Z.Hajduk, W.Iwanski, P.Kapusta, K.K0rcyl, P.Malecki, A.S0ba1a

LHSE, JINR, Dubna D.A.Belosludtsev, N.V.Gorbunov, V.Karjavin, S.V.Khabarov, V.S.Khabarov

> Royal Holloway and Bedford New College, London B.J.Green, T.Medcalf, J.Strong, A.J.Wildish

and Interdisciplinary Center for Scientific Computing, Heidelberg Institute of Computer Science V, University of Mannheim, Mannheim, F. Klefenz, R. Méinner, K.H. Noffz, R. Zoz

> Ecole Polytechnique, Palaiseau J.Badier, Ph.Busson, C.Charlot

Academy of Sciences, Prague Inst.of Computer and Information Science, and Institute of Physics, P.Bitzan, M.Novak, E.Pelikan, V.Sedivy, I.Sklenar, J.Smejkalova

> Weizmann Inst.of Science, Rehovot Y.Damatov, L.Levinson, M.Sidi

> > Utrecht University W.Lourens, A.Taal

Institute of High Energy Physics, Zeuthen H.Leich, U.Schwendicke

(*) Spokesperson

Page 1, EAST Status Report 3/3/92

1. Summary

subdetectors. windows, combining them into global decisions by correlating data from different They use physics features extracted from fine-grain local data in multiple detector reduction 'algorithms' of some complexity will be required to reduce event rates further. muon identification, the event passing rate is of the order of ~10O KHz. At this rate, reduction of the event rate by a first-level trigger, relying on calorimeter windows and triggering. The assumed context, bome out by physics simulations, is this: after a critical problem of event selectivity in LHC detectors, second—level 'intelligent' The EAST Collaboration (RD—11) was formed to explore one of the aspects of the

LHC, and with the activities in nascent LHC collaborations. industrial partners. Close contacts are maintained with other R&D activities aimed at institutes, university institutes in computer science and electrical engineering, and and prototype implementations of hardware.The members of EAST comprise physics solutions at this stage. The collaboration uses as methods both studies with simulation, In particular, EAST explores the possibilities of introducing commercially available

The key activities towards this goal were defined at proposal time:

detectors and triggering algorithms, and detector and first-level trigger electronics; definition of characteristic second-level trigger tasks in terms of physics goals,

simulation or prototype hardware; 'benchmark implementation' of such algorithms on competing architectures, in

100 KHz, by emulating local detector data output streams in special hardware. preparation of a test environment for architectures capable of a decision rate up to

detector electronics. which will have to be solved in embedding architectures in the data flow of future evaluate a first approximation of their cost. Practical implementations show the problems Benchmarking demonstrates architectures' possibilities and limits, and permits to

following: in a detailed comparison with the proposal milestones in chapter 5; they are the independent of our work. The main achievements are discussed in chapter 3 and 4, and Proposal and the Addendum (DRDC/90-56 and /91-13), except for external delays The EAST Collaboration has achieved all of the goals set out for 1991 in the

presently under way (detector models are the TRD tracker and a calorimeter); Together, they serve as a benchmarking exercise for different architectures, which is Definition of trigger tasks, and the generation of corresponding simulated data sets.

readout, at the speed expected for second-level triggering at the LHC; trigger architectures with program-controlled data patterns corresponding to detector Design, construction and testing of a detector emulator capable of feeding target

accepted by the computer industry (HIPPI); Practical tests with a high·bandwidth point—to-point connection standard increasingly

language VHDL. - Simulation of the FERMI chip (RD-16), using as tool the hardware definition

the emulator hardware and detector prototypes. achieve, in 1992 and 1993, hardware demonstrations of several architectures, using both In addition, much preparatory work in hardware and software has been done to in its second year to The goals for 1992 are discussed in chapter 6. In short, the collaboration expects

the various architectural candidates; complete the running benchmark exercise, and draw conclusions on the suitability of

improve the benchmark data quality for a next round;

include high—level decision processors in the retained architectures; demonstration hardware, nmning with the emulator and/or detector prototypes in beams; focus on very few promising architectures and implement their essential parts in

relevant factors. necessary, and system aspects like error handling, maintainability, evolution, will be LHC collaborations, where embedding in an overall data acquisition system will be - initiate studies (using simulations) for moving trigger systems to realization in future

2. Choices of principle in the second-level trigger

subsequent discussion. context. We believe that it will help in explaining some of the terminology used in the This chapter places the activities of our collaboration into a more general technical

architectures in the data flow of future detectors. identify (and make) some basic choices conceming the embedding of second-level trigger development projects (RD-1/RD-3, RD-6). The existing close collaboration allows us to RD-13, RD- 16), and with electronics and simulation activities inside some of the detector collaboration with all R&D activities conceming electronics of R&D detectors (RD—12, implementations of trigger architectures gain in significance. We work in close our trigger models. As requirements become more precise, pilot hardware closer a detector moves towards (prototype) construction, the more meaningful become and frontend electronics developments, and hence ultimately on physics choices: the To a large extent, work on second-level triggers depends on the progress of detector

embedding. We will briefly outline some general principles in the following. electronics, which are of capital influence on the second-level architecture and its There are also important technological choices to be made in organizing the readout

Pipelines, decision frequency, and latency

data in the detector. frequency by a large factor, with the effect of imposing buffers on all collision-related into multiple steps. The latency time may then be larger than the inverse decision events in a pipelined sequence, decomposing the necessary operations (the 'algorithm') access to events. Trigger processors most simply achieve speed by operating on multiple with a constant clock speed. General buffers, on the other hand, allow non-sequential FIFO (first-in-first-out) type, which events run through in monotonic sequence, possibly measured between successive decisions. Pipelines are active or passive buffers of the run through the execution of the trigger algorithm(s), as opposed to the decision time, latency period of the second-level trigger. *Latency* is the time it takes for a given event to One choice concems the temporary storage in buffers or pipelines of data during the

Pushing and pulling data

This readout model lends itself to simplification by maintaining a (near-) synchronous pushed typically through some multiplexing logic to a second-level buffer and/or trigger. first-level trigger are then passed through FIFO-s (to derandomize arrival time), and during first-level decision making. Only bunch crossings indicated as interesting by the the detector. In LHC, data will mostly be kept on or close to the detector, in a pipeline, data is pushed by the frontend electronics into separate memories, typically remote from The buffering choice, then, is the following: in many data acquisition systems today,

Page 3, EAST Status Report 3/3/92

selectively into the second-level architecture. selective switch-and-copy unit (the 'Router'), which transmits and simultaneously copies and monotonic data flow from the front-end into the buffer memories and requires a

(selective reading) for the second-level device. at the expense of software—lilce pointer management for the buffer, and an added task bandwidth for all data except the fraction needed for forming the second-level decision, the relevant data by a 'read'—like operation. The intended gain is a vastly reduced RoI-s are communicated directly to the second-level architecture, which has now to *pull* interesting phenomenon has been observed, the 'regions of interest' (Rol). In our model, corresponding buffer space. A first level trigger can identify the zone in which an data still potentially useful. Rejection in level l results simply in reusing the manager, common to a group of FERMI chips, takes care of dynamically retaining only later only the data belonging to first level-accepted crossings. A fast hardware memory available. The same physical buffer originally holds data from all bunch crossings, and architecture, is intended to remain on the detector until a second-level decision is An alternative is being investigated by RD-16 (FERMI): buffering, in this

Occupancy, thresholding (zero-suppression), iconic processing

implicit in position and time of arrival; they typically perform iconic processing. fast data switches, are better at ease with streams of information in which the address is symbolic processing mode. Image processing equipment, on the other hand, much like dealing with lists of data items each of which carries an address, and it is then in a by the thresholding process. A general-purpose processor is obviously capable of processing the data. Easy neighborhood relations, as useful in feature extraction, are lost such 'zero suppression' is, of course, that some downstream logic uses the address in additional information allowing the data to be associated to the active channel. Implied in the significant information, which then has to be accompanied by an 'address', some covers only a small physical region), thresholding of all signals allows to transmit only physics-related phenomenon in an event. When the occupancy is low (i.e. a channel have not been activated. One calls *occupancy* the probability of a channel being 'hit' by a consists of utilizing the fact that on any given event (bunch crossing), many channels A classical way of reducing bandwidth and buffer requirements in data transfers

Communication

components. Examples are CAMAC, VME, and Fastbus. master — slave relationship, and interfaces to the software running in processor standard is characteriized by a bus protocol including arbitration for conflicts, a clear typically exceeds the required bandwidth of any of the connections it mediates. A bus data bus: several data streams are possible over a single hardware line, whose capacity In most of our present experiments, digital data transmission uses the concept of a

components for solving our data acquisition-related problems. function, and again it will be mostly the computer industry that will provide us with the protocols, the same links can also serve a more general high-bandwidth networking computer communication. In conjunction with switching equipment and higher-level In the computer industry, such connections are also required for high-bandwidth experiments. Most of these can be simply served by one-directional point-to-point links. them an uneconomic overkill for the simpler low—level communication tasks in future The generality of the bus approach sets limits to the achievable bandwidth, and makes

An example

as it is foreseen in the prototype transition radiation detector of RD-6. represented in the following diagram, showing an implementation with data multiplexing Schematically, the data flow for a 'push' alternative without thresholding is

unsuitable for the data rates and execution speeds required for our assumed environment. different phases (e.g. subroutines) in the program. Such a model, however, is largely of a global memory, and feature extraction and decision making simply correspond to have to make this distinction: software can easily access data using selective addressing the general-purpose type, fully programmed and with a global data memory, would not quantities like tracks or clusters. It should be understood that a second-level processor of whereas the feature extraction unit converts, locally, raw data into physics-related decision. It is the Router's task to extract the RoI(-s) from the total mass of data, task into the three phases data selection ('Router'), feature extraction, and global also be at constant clock rate. The diagram shows the important subdivision of the trigger The data flow in this diagram is assumed iconic, viz.constant event size, and could

up to l Gbit/sec (HIPPI is discussed in later chapters). be maintained over a number of parallel HIPPI lines, each of which presently can run at from successive time slices). The present working hypothesis is that this data flow can system thus is 100 Gbit/sec (we ignore the potential necessity of additional information microseconds (calorimeter's first-level reduction). The total data flow into the decision producing 2 bits of information, at an average rate of one first-level triggered event in l0 volume and repetition rate: data come from some 500,000 individual drift chambers, each detector of RD-6 could follow the above scheme, with its data flow determined by data Let us complete this diagram by some numbers. The envisaged full transition radiation

interrupting possibility is important. when communicating with the decision unit proper, although a very fast or regular characteristics of every Rol will suffice: bandwidth for transmission thus is not an issue typically l-5 Gbit/sec. Once converted to features, a short high-level description of the most detector models. The sustained data flow into the feature extraction units thus is trigger. This fraction, the region(s) of interest, is a few %, which is a good guideline for trigger, will be used for feature extraction and decision making in the second-level A fraction of this data volume, indicated by a pointer coming from the first level

3. Activities of 1991/2

Commercial devices were confined to operations at slower speeds, sometimes piling up custom-designed hardware. They include our definition of 'second-level trigger'. accessible to commercial systems or system parts. The faster tasks were implemented as breakpoint between time-critical (say below 100 microseconds) tasks, and tasks up largely from scratch. Experiments at colliders of the past have made a very clear our familiarity with commercial architectures and/or suitable components has to be built of feature extraction architectures suitable for several pilot tasks. It is in this sector that The EAST collaboration has initially concentrated on understanding the central issue

Page 5, EAST Status Report 3/3/92

long latency. many of them (processor farms) to obtain high average throughput, at the expense of

beyond what has been attempted in the past. commercial components towards the highest possible decision frequencies, hence far It is the intention of the EAST collaboration to push the limits of what can be done by

temporary standard, a definition necessary to stabilize the critical job of embedding. point links of high bandwidth. The HIPPI protocol was selected to be at least a industrial communication protocols and associated hardware, for unidirectional point-to subjected to real-time tests. We have further invested in practical tests on the use of called SLATE. This will permit implementations of feature extraction devices to be the detailed functioning of hardware, we have built a hardware test device, an emulator, with LHC characteristics. In order to demonstrate for some second-level trigger systems up to become significant hardware installations including data transmission functions partial hardware. If sufficiently promising, some architectural models may even be built simulations; they may or not be backed up by measurements done on existing full or which set a rigidly comparable environment. Architectural studies as a minimum use Understanding of architectures is achieved using benchmarks, viz. standard tasks

for separate discussion in chapter 4. We will expand on these points in the following, leaving several more technical details

3.1 Benchmarking feature extraction algorithms

operating system. computer hardware, the compilers, data I/O, the scheduler and other aspects of the lived) programs, which are then submitted to the system, evaluating simultaneously the borrowed, the task is usually given as a mix of characteristic (mostly large and long implementations. In evaluating main frame computers, from where the term is different hardware implementations, and of a systematic comparison of these Benchmarking consists of the definition of a controlled task that can be solved using

The main criteria are evaluated has been mostly defined during a workshop held at CERN in October 1991. language, compiler performance is not one of the evaluation criteria. What is to be studied. Although the algorithms are given, for a clear definition, in a high-level reprogramrned or even hardware-implemented in dependence on the architecture to be interest, into quantities meaningful for physics. The algorithms are simple enough to be second-level trigger algorithms, i.e. the conversion of raw data, over a given region of For the case of EAST, the task definition is that of the feature extraction part of

(target numbers are 100 KHz for frequency, and of the order of 1 msec for latency); overall feasibility of a given architecture to contribute as a second-level trigger device for a given event between start of data input and output of results): this assesses the frequency (inverse time interval between successive decisions) and latency (time interval algorithm execution time, for pipelined architectures separated into the two aspects

user constraints; challenges the flexibility of architectures or their manufacturers in interfacing to specific many commercial systems which are targeted at compute-intensive problems, and also - practical solutions to the *high bandwidth input*: this addresses a typical bottleneck for

in a general—purpose device, part of the algorithm itself; data selection (the Router in the above figure) has to be loaded with tasks that would be, memory, or by pipelining data in a certain sequence: we assess here how much of the architectures that typically achieve performance by high parallelism with distributed - possible constraints on the *order of input* data; this aspect is relevant as we deal with

in assessing the embedding difficulties of an architecture. (physics features) to a global device for overall decision making, are critical parameters with respect to algorithm parameterization, and hardware possibilities of passing results - *interfacing* to a high-level decision-making unit and to the (physicist) user: flexibility

Page 6, EAST Status Report 3/3/92

3.1.1 Target algorithms

features in different detector subsystems, to the global second-level decision unit. between possible multiple windows in the same detector, or the correlation between our purpose. They refer to feature extraction in a single window, leaving the connection The pilot tasks and algorithms reflect a certain state of detector development, frozen for developments. They are defined in internal EAST notes (see list at end of this report). algorithms, both in close collaboration with R&D projects pursuing the detector We have defined two pilot tasks for our benchmarking of second-level trigger

for different physics goals (e.g. 'jets' from τ -leptons) or luminosity. algorithm, and to refine the positional resolution. Criteria must remain flexible to account information for electron/pion discrimination that can not be explored in a first-level isolation in different ring-shaped zones could be such variables, likely to contain relevant find features, i.e. decision variables. Second moments of clusters in two dimensions, or and wedge shapes, as explored in SPACAL (RD-1). The objective of the algorithm is to assumed subdivided into several electromagnetic and hadronic volumes of cylindrical 16x16 cell region. In our simulation this RoI corresponds to $\Delta \eta x \Delta \phi = .5x.5$. Each cell is - a calorimeter algorithm based on an indication from a first-level trigger window of a

height distribution of digitizings for identification of electrons. digitizings that correspond to a high-momentum tracks, taking into account the pulse selects a RoI of TRD data for further treatment; the algorithm then recognizes pattems of radiation detector), in a magnetic field. Again, the assumption is that a preceding step a tracking algorithm based on a straw geometry as pursued in RD-6 (transition

3.1.2 Target architectures

a workshop foreseen for May 1992. comprehensive comparison of these architectures, using our benchmarks, will be made at different architectures. The architectures are discussed briefly below. A first The above pilot algorithms are implemented, as systematically as possible, on

MaxVide0

computing power. useful for feature extraction. They develop for these tasks an enormous equivalent of dimensional neighborhood operations like convolutions or morphological operations, most commercial computing devices. Pipelined image processors typically execute two microprocessors, and their intemal and extemal interfacing possibilities are better than on and that of the connecting data lines is evolving over time with a rate similar to that of connection. All devices can be purchased off-the-shelf from industry; their perfomiance that can be freely combined into one or several parallel pipelines using a proprietary data A type are 'computers' made up from a variety of special-purpose architectural modules, in television, aerial surveillance or medical scanning, image processing systems of this accumulated experience with since 1989: developed for quite different applications, like MaxVideo is a fully commercial pipelined image processing device, which CERN has

DataWave (DAVIS)

early results with a simplified algorithm are encouraging. DataWave processors to the benchmarking of the calorimeter algorithm is under study, license, and hope to have access to first chips in 1992. The possible contribution of chips exist as prototypes, not yet available to us. We have installed a simulator under architecture is under development in the context of HDTV (high-definition TV), first blocks are possible, but at the price of reduced data speed. Presently, the DataWave data. Data can be pipelined through these processors at very high speed, multi-chip Each processor is independently prograrnrnable, and their communication driven by the This is again an image processing component, with an on-chip multi-processor mesh.

Page 7, EAST Status Report 3/3/92

Commercial SIMD Machines

constraints (and which again is being performance-evaluated using a simulator). Blitzen, also a system existing as a prototype that could be adapted to our real-time criteria in mind, (but which is presently available only as a software simulator), and whose present prototype development proceeds with high-energy physics real-time been granted access to an installed 4096-processor system), ASP, which is a system devices are under study: MasPar, one of the commercially available systems, (EAST has challenging real-time environment of our future experiments. Nevertheless, three SIMD that makes it difficult to imagine today that they could easily find their way into the supercomputing, which results in low numbers of systems sold, and a pricing strategy for our applications. Also, systems are packaged as stand-alone or attached systems for window or event). A major embedding problem (custom-made I/O) thus has to be solved machine, and of overlapping $\overline{I}/\overline{O}$ with execution of the compute task (using a different our application, of maintaining a permanent parallel data flow of high bandwidth into the Machine, MasPar, DAP) presently do not satisfactorily address the problem, critical for should be said, on the other hand, that commercially available devices (Connection a priori to suit well the multi-channel parallelism naturally present in our detectors. lt closer two processors are, say, in a two-dimensional mesh. Such a SIMD system seems Connectivity is a key issue; typically, processor communication is the more efficient the parallelized applications, the equivalent of substantial computing power can be extracted. programmable, however, and hence of considerable sophistication. For suitably implemented giving typically high weight to communication. Processors are fully general—purpose devices. l-bit or 4-bit processors dominate, with the basic instructions instruction issuing unit. Individual processors more often than not, are far from being connected processors, each with its own memory, all working in lockstep under a single SIMD devices are typically made of many, thousands or more, of mesh- or stringsystems could, in principle, be scaled with advantage to fit our real-time applications. increasingly for some supercomputer applications (e. g. finite element calculations). Such future architecture of choice for massively parallel problems. They are being marketed Single-instruction—multiple—data (SIMD) machines are considered by some to be the

Neural networks

was applied, also yielded good results. needs preprocessing of the data, and for which the backpropagation learning algorithm can be determined without applying a learning algorithm. Another architecture, which algorithm, it has been demonstrated that the neural network architecture and the weights translates into massive Monte Carlo work. For the particular case of a calorimeter paramount importance. This aspect is under work for our benchmark data sets, and contain explicit physics cuts; the use of carefully tuned training samples is, therefore, of algorithm. A peculiarity of learning NNs is that the implemented 'algorithms' do not electromagnetic showers in the benchmark data for SPACAL as well as any other calorimeter, using a simple feedforward NN. It performs the identification of features of NN-s have been demonstrated by the design of a neural trigger for a minimally guided second-level triggering. For input patterns with *grey values*, interesting competitors. This would be applicable to first-level triggers after thresholding, or for towards recognition of very local binary patterns, with the result that both are close neural networks with linear threshold units and normal logic gates, in their ability comparison has been made and reported, using NN simulation, between feedforward traditional electronics or processors with respect to the same tasks. As an early result, a systematically compared, using the EAST benchmark algorithms, to the performance of level triggering (if based on analog signals). NN implementations should, therefore, be present a possible solution path, even with decision frequencies fast enough for first For some tasks with limited input data, neural networks (NNs) have been shown to

Semi-custom designed processors:

prototype will be realized with modest cost and will be functionally testable in 1992. line. The data flow has been tested on a clock-cycle basis with a hardware simulator. The TRD benchmarks with only minor deviations from the classification results shown off 3.2 below). Simulation studies have shown, that the systolic machine will execute the way, the board will serve for testing and evaluating the TRD-emulation in SLATE (see the number of slope patterns $(=15)$. A processor prototype board development is under $m*k$ histogram channels, where m is the number of different bin offsets $(=20)$ and k is handles images of 60 pixels height, and provides, according to the benchmark algorithm, The system can be scaled by changing the number of standard boards used. One board flow is maintained throughout, from data input up to the activation of the trigger lines. procedure, all data is routed to the corresponding histogram channels. The systolic data function. According to the underlying deterministic space-time sorting and shuffling connected array of processing elements, which execute on every operand the same array. The pixel image is shifted one column at a time into the rectangular meshvia a HIPPI serial-link interface. The Enable array operates like a systolic processor machine. It will be directly plugged into the TRD frontend readout electronics (prototype) (Xilinx), for triggering the transition radiation detector of RD-6. This is called the Enable EAST to build a systolic array processor based on field-programmable gate arrays system to our problem. Using existing experience, there is now a development project in teclmology may take even less time than that needed to adapt a non-ideal commercial solutions, and reduce substantially the development time. Implementations using this field—programmable gate array devices can provide some flexibility in custom-designed more general applications in mind. This need not imply full-custom design of processors: detector/algorithm, and it will then be difficult to outperform them by any device with Special-purpose processor architectures can be tailored to the needs of a given

General—purpose processor farms

general-purpose high-performance computing systems are based on the same idea. laboratories in the past, albeit for quite different boundary constraints. Many recent with physicist users. Their accumulation into large farms has already been solved in our understood by the physics community, hence constitute a good platform for interfacing fastest development edge of technology. They are fully programmable at high level and instruction-set-computers (RISC) or digital signal processors (DSP), are arguably on the long latency by event buffering. Such general-purpose devices, typically reducedmassive number of general-purpose devices, and coping with the ensuing problem of tasks only with difficulty, must be measured against the 'brute force' solution of using a architectures imported from other applications, possibly adaptable to high energy physics Any solution introducing non-familiar types of processors and special—purpose

DSP-s in the context of second-level triggering. being devoted to understanding the limits of embedding RISC processors or modern based on special—purpose feature extraction devices. Some activity in EAST is, therefore, best candidate for implementing the global decision part of second-level trigger systems tasks, i.e. at event input rates of 1000/sec. The same type of device also constitutes the controllers, are most likely the ideal processors for implementing third-level trigger RISC-s or DSP-s, particularly when offered with integrated communication

3.2 Data emulation and beam tests

expected to exist as parts of LHC experiments, and with rates corresponding to what is complete prototypes, connecting to hardware that corresponds to the (sub)detectors as conjectured. The more promising solutions, though, should be demonstrated as more detector-specific hardware. Missing parts of a full implementation will then have to be or on available hardware without investing the substantial added effort of connecting to Some benchmarking is being done by implementing the pilot algorithms in simulators,

as soon as the interfaces exist (several are presently under construction). principle, replaceable by other interfaces. Hardware testing of architectures will be done output into the HIPPI protocol (see below), using a commercial chip, and is, in and the necessary event and trigger buffers with logic. A daughterboard translates the Presently, this is divided into a mother board, containing an interface to an OS—9 system output, into the architectures that are meant to be subjected to high-speed hardware tests. allows us to transmit a succession of bit pattems corresponding to the expected detector Level Architecture Test Equipment') has thus been designed, built, and tested, which that satisfies these conditions. A software-driven device called SLATE (for 'Second proposal time for building up a test environment for second—level nigger architectures (LHC-like frontend electronics must be part of trigger testingl), we have opted already at predicted to be input to the second—level triggers. In the absence of suitable detectors

nigger system will emerge. objectives. Ultimately, it will be from these installations that a final acquisition and interfering event tagging is foreseen, to avoid any risk for the other detector testing the transition radiation detector and of a suitable calorimeter. Originally, only non architectures as part of the beam testing program planned for the detector prototypes of to install and, where required, develop some demonstrations of second—level trigger become necessary in matching trigger and detector prototype. We foresee, nevertheless, detector prototype may also necessitate shortcuts because incommensurate developments emulation, due to bottlenecks in beam or transmission rates. Implementations around a in a particle beam. Conditions there may, of course, be less demanding than in architectures, we believe there is no substitute for the more rugged requirement of testing While SLATE provides a platform for full laboratory testing of some of the target

3.3 HIPPI communication protocol

available or under design. (plus others that are not presently studied in EAST) have a commercial HIPPI interface A at present HIPPI seems a natural choice: many of the architectures under consideration taken around 1995, assuming that to be the time when LHC experiments get finalized; future. It is obviously not clear that HIPPI will remain the best choice for decisions to be outside high energy physics - a prerequisite for economic mass implementations of the which high bandwidth can be built, and are not (apart from VME) supported by industry (CAMAC, Fastbus, VME) do not provide the required bandwidth, or the simplicity on interface (HIPPI). Traditional transmission protocols of high energy physics experiments increasingly used in industry for connecting computers, the high-performance parallel connections are vital. We have opted for an ANSI standard for a unidirectional protocol, and a clear definition of the conventions used for the various high-bandwidth In connecting multiple components of the trigger and acquisition system, stability in

in test systems and in detector prototypes. have developed components not available from industry, and will in 1992/93 use them 1990, commercially available components were purchased from 1990. In 1991/2 we group for high performance interconnects. The first HIPPI chipset tests were done in General HIPPI work has started in 1989 by following the work in the ANSI working

4. Technical details

1991; it is to be considered an appendix to chapter 3 for the technically interested reader. In this chapter we give some details of the main work mentioned as achievements of

4.1.1 Tracking (Transition radiation detector)

electromagnetic calorimeter. preceding 'first-level' trigger, which is assumed to use information from an height distribution. The analysis is restricted to a RoI (region of interest) defined by a based on hits aligned along a straight line in z - ϕ space, and distinguished by their pulse specific task of the 'second-level' trigger is to recognize electron-like tracks in the TRD, comparison of different hardware implementations of a trigger based on this data. The The purpose of the TRD benchmarks is to define a portable set of data for use in a

2.0) was considered. medium, high luminosity). Only the forward endcap part (pseudorapidity from 0.5 to minimum bias events to achieve realistic pileup situations (three scenarios: low, several hundred single electron and pion tracks, combining them with multiple status report of RD-6 (CERN/DRDC/91-47, $\tilde{2}2$ Oct 1991). We have used it to simulate The agreed working hypothesis for the geometry of the TRD is descibed by the

80x240 pixels. bandwidth into the second-level architecture. Our Rol was chosen to be a rectangle of represent the crude selection of data in a Router. This unit reduces the necessary image information (pixels in Rol) is used for benchmarking. The Rol is chosen to Data sets were generated in track format, in hit list format and as images. Only the

to be more than an example of a working implementation. language so that its intention can be expressed unambiguously, but this is not intended fully contained in the search window. We have expressed the algorithm in high-level distribution) track can be identified, which ends in the calorimeter impact cell and is The principle of the algorithm is to find if at least one electron-like (by pulse height

This algorithm has the following steps:

For suitable bins of impact point (end point, i.e. calorimeter), and charge/ p_t

- establish a search road
- count separately all low and high pulse height hits in that road
- find the most electron-like track
- and for electron likelihood (n_{high}/n_{low}) - compare this track to minimum parameters for track quality (n_{low})
- output the features:
	- yes/no above threshold
	- if yes, also the maximum bin's parameters
		- (which indicate p_t , charge, impact point).

The criteria of judging a given implementation are these:

- statistical performance in discriminating the electron and pion sample
- statistical distribution of the number of hits (low/high threshold) on the track
- precision of the solution found for track parameters
- embedding problems: high-bandwidth input, feature output.

4.1.2 Calorimeter (a model based on SPACAL)

e.m./hadronic energy deposition in a wedge-shaped element. energy, hadronic energy, and (a peculiarity of our SPACAL model) a mixed level trigger. Each of the 256 'pixels' contains several energy values: electromagnetic $16x16$ towers, spanning 0.5 in both η and ϕ . This 'image' is the input for the second-In our benchmark data we assume that the first level trigger indicates a window of

Page 11, EAST Status Report 3/3/92

and jet, in different situations of pile-up (low, medium, high luminosity). profile, to extract three features which provide a relatively good identification for $e \cdot \pi$ the tower (electromagnetic, hadronic and wedge volume) and of the lateral shower The particle discrimination algorithm makes use of the longitudinal segmentation of

The main steps of the target algorithm are the following:

energies and the geometrical setup of the detector: a) Find the center of gravity for the energy deposition in the window using all

tower and x_c and y_c are the coordinates of the center, x_i , and y_i , are the coordinates of each

$$
\mathbf{E}_{\mathbf{i},\mathbf{j}}^{\mathbf{T}} = \mathbf{E}_{\mathbf{i},\mathbf{j}}^{\mathbf{em}} + \mathbf{E}_{\mathbf{i},\mathbf{j}}^{\mathbf{ha}} + \mathbf{E}_{\mathbf{i},\mathbf{j}}^{\mathbf{we}}
$$

and wedge parts). is the total energy deposition in each tower (the sum of electromagnetic, hadronic

interesting cluster. interest' (Rol) mimics the necessity to transmit for analysis a window larger than the window of diameter 11, fully contained in the original image. This local 'region of region will be ignored in the subsequent calculation. We have thus defined a moving central tower up to five towers away in radius (η, ϕ) space). All towers outside this b) Define a circular region around this center, which includes all neighbors of the

c) In this Rol we calculate the following feature parameters:

- the total energy deposit:

- the hadronic fraction:

$$
E = \sum_{R\alpha} E_{i,j}^{\perp}
$$

$$
f_{ha} = \frac{\sum_{ROI} E_{i,j}^{ha}}{\sum_{ROI} E_{i,j}^{T}}
$$

a tail shape discrimination function defined by:

$$
f_{tail} = \frac{\sum_{ROI} log(E_{i,j}^{ha} + E_{i,j}^{we} + 1) r_{i,j}}{\sum_{ROI} log(E_{i,j}^{ha} + E_{i,j}^{we} + 1)}
$$

Page 12, EAST Status Report 3/3/92

logarithm of the energy. We also use a second moment of the radius defined by: of this report). It corresponds to a 'first moment' of the radius, weighted by the gives relatively good results for π /jet discrimination (EAST note 91-10, see list at end used). In this relation the energy is measured in MeV, hence is >>l. This function where $r_{i,j}$ is the distance between each tower and the central one (tower centers are

$$
f'_{tail} = \frac{\sum_{\text{ROI}} E_{i,j}^T r_{i,j}^2}{\sum_{\text{ROI}} E_{i,j}^T}
$$

of e/π , e/jet, and π /jet, even for a high pile-up. Simple functions of these features have been shown to provide a good separation

more realistic simulations. above, is that the characteristics of algorithms will not change dramatically, even with or jet identification. Our hypothesis in discussing the feature extraction algorithms optimized feature parameters will then have to be found for different tasks of particle trigger task, filtered by the first level nigger, will have to be used, and probably newly data; they are open for future improvements. More realistic data for the second-level These algorithms are based on a preliminary analysis of our present benchmark

4.2 The emulator (SLATE)

maximum rates possible for the buses and links being considered. reasonable assumption to be made is that data transfers will have to operate at the of the architecture. With very few firm proposals for data moving systems the only under test at a rate and of a complexity that allow a realistic appraisal of the performance The task of the SLATE system is to provide data to second-level trigger architectures

few modifications will be necessary to accommodate these changes. will be superseded and we expect to keep pace with these changes, but we believe that flexibility and wide access. During the lifetime of the system, some current standards readily available and are current standards. If a choice exists, we have opted for Where possible, for general purpose equipment, we have specified devices that are

test. Data can be loaded into the memory slowly and then read out at the rate needed for the formatted data can be loaded, and a link from the memory to the architecture under test. software. Basically, the SLATE data module consists of a memory into which pre of the SLATE data module simple and performed the data generation and formatting in different trigger architectures and different links between them, we have kept the design To meet the data rates needed and the flexibility to cope with different detectors,

module. we intend to incorporate some system of flow control into the next version of the data control signals from the architecture. In order to increase the versatility of the system, SLATE data module outputs data to the architecture under test and does not receive flow when it wishes. This is typical for a 'push' architecture. At present, therefore, the must be ready to accept data at all times and not expect to be able to request data as and of a first level trigger and as soon as they are free to do so i.e. the second-level system We have assumed that detectors will write information to the second-level on receipt

This is how SLATE works:

From these, further files are constructed containing data from regions of interest to the Physics generators and detector simulations are used to produce standard data files.

modifications. data modules over Ethemet. Other systems could be used without significant software running X-windows is used with a connection between the workstation and the SLATE protocols and other parameters are added at this stage. A Unix based workstation suitable for the SLATE data module. Information from the user on data rates, link The data for a set of events are accessed by a workstation and formatted into a form second-level architecture being exercised and relevant data from the level one trigger.

master. and functions only as a VME slave, a SLATE data module will work with any VME running OS9 with programs written in C. As it uses only the Pl backplane connector housed in a VME crate (see Fig.1). VME operations are supervised by a resident CPU The data for the test system are transferred over Ethernet to SLATE data modules

and data. those required for the links to the architecture under test and may be different for trigger electronics. The mother—boards for both modules are identical; the daughter-boards are mother-board contains the memory section and a daughter-board contains the link Data and Trigger modules are constructed in two parts; the SLATE data module

identification. information available to the second level from the first level trigger and includes event information stored is the simulated detector data; for the trigger module it is the address and delay memories use common address lines. For a data module the information and four similar memories to hold the delay times between events. The start memory. The control memory uses four 64k by 4-bit memories to store event start address and the time to the start of the next event for each event stored in the event from twelve 64k by 4-bit 25ns memories. The control memory contains a list with a start is 48 bits wide and contains event data and link protocol information; it is constructed loading and controlling the operation of the module are not shown. The event memory shows only the interconnections for data readout; the VME interface and the bus for The principal elements of the mother-board are the control and event memories. Fig.2

start address stop

Fig. 2 TRIGGER / EVENT DATA MODULE

Fig. 1 TEST SYSTEM

module, is used as the clock for both mother- and daughter-boards so that no change of required by the link. The readout clock, distributed from the trigger SLATE data is passed to the daughter-board and translated to the format and timing sequences block is found (bit 47 in the event memory) The event memory information for the event into the event memory counter and data are read from the event memory until an end of On receipt of a start signal, the first start address from the sequence memory is loaded

Page 14, EAST Status Report 3/3/92

that there is no delay between consecutive events may be called by the control memory any number of times and may also be cascaded so memory can be programmed to cycle repeatedly through the event memory. The events of the control memory can be made; for more complex or longer tests, the control memory is accessed and the process repeated. For simple tests, a partial or a single pass consecutive events. At the end of the delay time the next address in the sequence in the event memory, and the delay memory which contains the time between the start of split into two parts, the sequence memory, which contains the start address of the events data format is required for a change of link operating frequency. The control memory is

transfers, more data modules may be added and run in parallel. Mbytes/sec. For data transfers from more than one region of interest, or for higher rate information, the transfer rate between the mother- and daughter-boards reaches 150 transfer rate with 32 bit words. With the addition of the 16 bits needed for the protocol event memory. A clock frequency of 25 MHz is required to achieve the 100 Mbytes/sec (1 kbyte) of data for each event, and 250 events would be stored in the data part of the achieve a transfer time of 10 us. Each module would store about 250 words of 32 bits 100 Mbytes/sec HIPPI links would need two links, and therefore two data modules, to for second-level triggers would contain about 2 kbytes of data. Transfer of this data over Information from two detectors, SPACAL and TRD, indicates that regions of interest

entries. between events, delays can be cascaded at the expense of the number of start address can be expanded to take up to 86 seconds. To allow intervals longer than 2.5 ms used. By setting the delay value to maximum, a single pass through the control memory times. For longer test intervals, multiple passes through the control memory could be control memory expands this interval to 0.7 seconds and uses each event about 250 With the control memory of a similar size to the event memory, a single pass through the Note that 250 events correspond to a time of only 2.5 ms at a 10 μ s trigger interval.

etc.) and monitor its status (e.g. Reset, Stopped, Waiting for start etc.). board are used to set the mode of operation of the module (e.g. Load, Stop, Go, cycle Status and Control registers on the mother-board with connections to the daughter

4.3 HIPPI

We complement here what was said in chapter 3 on the HIPPI standard.

for large files not much below peak rates. been established. A simple look-ahead flow control allows sustained data transfer rates bits), multiple bursts can be transmitted without handshake delays, once connection has maximum distance of 25m. Data transfers are mediated by bursts of 256 words (of 32 It is defined for twisted-pair cables of 32 bits width, operating at 25 MHz, over a efficient simplex (one-directional) point-to-point interface at a speed of 100 Mbytes/sec. The 'High-Performance Parallel Interface' is a standard for the physical layer of an

a general-purpose farm concept. EAST, a HIPPI interface at full bandwidth to the Sparc chip's S-bus, preparing tests for EAST program, to allow demonstrations in real time. We also have under design, in performance disk arrays. For MaxVideo, we are developing an interface as part of the (IBM 3090, Cray), MasPar, iWarp, VME, Ultranet, and various peripherals, e. g. high systems: multiple workstations (DEC, IBM, Sun, Silicon Graphics), mainframes Presently, IHPPI is under development, or on market, as interface to the following

Page 15, EAST Status Report 3/3/92

5. EAST status with respect to proposal milestones

activities. proposal (DRDC 91-13), and are compared to the present status of the individual In the following, the milestones are literally quoted from the addendum to our

5.1 Trigger test system

transmission protocols are implemented as individual daughter boards. study. The memory is not primarily detector-dependent, different front-end or typical 2nd-level speeds initiates data transfers into the triggering architecture under data. Multiple events are entered into the memory. A trigger pulse generator running at VME, and is connected to a workstation running programs for simulating partial detector for second-level trigger studies. The system hardware consists of a memory based on We intend to build a hardware box as test system for generating LHC—like data input

Design by middle of first year, prototype by end of first year. Milestones for the first year:

Status end-February 1992:

daughter board implementing the HIPPI protocol Design completed, prototype successfully tested. This includes a

5.2 SPACAL test system based on MaxVideo

content and time sequence. algorithms can then execute under conditions approaching those of LHC both for data hardware emulator, the interfacing to MaxVideo is via several parallel MaxBus links. The samples in form of simulated calorimeter data for a fractional detector, are fed into the optimal electron/hadron discrimination or for jet identification. SPACAL test event MaxVideo will run algorithms resulting in detailed cluster descriptions suitable for based on the emulator (see above) and the MaxVideo image processing architecture. We intend to build a full model implementation of a SPACAL second-level trigger

Milestones for the first year:

)'€¤'»' provide representative data samples on a SPACAL subdetector by middle of first

an emulator daughter board, by end of first year; - design the interface from the emulator to the MaxVideo20 system, and implement as

 $SPA\tilde{C}AL$ collaboration achieves in off-line analysis by middle to end of first year ; prepare the triggering algorithms and compare their performance with what the

close collaboration with FERMI. includes a 2nd-level pipeline, as proposed by the FERMI collaboration (DRDC/P19), in study the implications of a distributed fully digital front-end approach which

Status end-February 1992:

implemented as prototype in 1992/93 (see section 6.5 below). and in the definition of a feature extraction and trigger structure to be the FERMI chip and its embedding in a trigger/data acquisition system, Interaction with FERMI has resulted in joint simulation studies of both physics and detector assumptions as used in the proto-collaborations). data samples for second-level triggering are being prepared (using has been built up. Optimized algorithms are under study, and simulated (part of the emulator) to MaxVideo is under test, an interface test system for use with the emulator. The interface from the HIPPI daughter board benchmarking on different architectures. They have also been transcribed Data samples have been generated, and circulated for general

5.3 Transition radiation detector trigger test using the ASP

inject data samples under conditions close to LHC into the architecture under test. a final high—level decision device (post-ASP). Again, the emulator hardware will serve to architecture, besides the ASP—s, will comprise a fast data selection phase (pre-ASP) and cards as provided by the MPP collaboration as part of the trigger. The trigger We intend to implement a model of a second-level trigger for the TRD, using ASP

Milestones for the first year:

- provide representative data samples for TRD output, by middle of first year;

high-bandwidth point-to-point connection, by end of first year; - interface to the front-end electronics (emulator) via the HIPPI protocol, as model for

of first year,· substantially the data rate transmitted to the ASP boards; detailed study completed by end - study the architecture for implementing a flexible selection mechanism to reduce

study based on simulated data by end of first year. this amounts to an optimization between SIMD and MIMD architectures; - high-level decision mechanism (post-ASP) using standard processors:

Status end-February 1992:

below), as soon as available. the MaxVideo image processor, and the Enable machine (see section 6.4 the TRD trigger system, as part of the RD-6 prototype, is foreseen using access to an installed machine with 4096 processors). A hardware test of algorithms have been developed using the MasPar machine (EAST has scale, alternatives to that SIMD system have been studied; parallelized the ASP side. As ASP hardware will not be available at the original time interface HIPPI/ASP has been delayed, because of lack of definition of Data samples have been generated using the latest design of RD-6. The

5.4 Further studies

study finished end of first year build·up of experience with potential muon second·level trigger architectures. Paper

Advanced paper study by end of first year. possibilities for the SPACAL case (using the same data as MaxVideo for benchmarking). preparation of muon data for the emulator - comparative study of neural network

(simulator). Study completed by end of first year. a similar study on SPACAL data, using the DataWave processor architecture

Status end-February 1992:

complexity have been obtained. simulator has been installed, and first results on algorithms of reduced triggering still have to be demonstrated. The DataWave (DAVIS) 11 Dec 1991). Algorithms of the full complexity required in second-level given (e.g. at the 'Workshop on Neural Networks in HEP' at CERN on have been explored, first status reports on simplified problems have been discussion. Neural net possibilities for simple local calorimeter triggers fundamental detector and trigger questions dominate the muon Muon work on second-level trigger has been delayed, because more

6. Program of work and milestones in 1992/3

will explain these in the following paragraphs. demonstrations as outlined above, we have set ourselves several natural new goals. We course of 1992. Beyond completion of already initiated studies, and continued work on our original goals, and which either have already started or are foreseen to start in the In the following, we outline activities to which we are driven naturally in pursuit of

6.1 Completion 0f current benchmark exercise

possible causes for deciding to put some candidate architectures on hold for the future. high cost, unsuitability for (some of) our algorithms, or delayed availability, all are and for pilot implementations substantially. Lack of suitable interfacing possibilities, intention to reduce the number of candidate architectures for subsequent further studying May 1992, at CERN) at which reasonably advanced results are expected. It is our implementations, including cost, are presently under way. A workshop is planned (11/12 various architectures, and to study the possibilities and limitations of possible The benchmark algorithms have been described above. The work to map them onto

Instruments TMS320C40). implementation using these NN algorithms, with an array of DSPs (the Texas ZEUS calorimeter. We further plan system design studies of a second-level nigger data to be generated (see next section), and on Monte-Carlo and real data from the calorimeters, will be pushed further, based on the present and improved benchmark the neural network-inspired algorithms for recognizing energy depositions in adaptation of algorithms to newly emerging candidates on the commercial market. Also, comparative publication. Some architectural studies will, however, continue, such as The present benchmark exercise is expected to terminate with at least one

like those used in other feature extraction tasks described above. executed by neural chips coupled with a local DSP-like processor, an architecture much L_Neuro chips. Our aim is to evaluate and validate the concept of coprocessing tasks assembled from four of these boards (plugged into a PC), a parallel machine with 16 special boards using four L_Neuro chips connected to a transputer T800. We have For our type of NN application, LEP (Laboratoire Electronique Philips, Paris) built L_Neuro in 0.8 μ m CMOS technology is in preparation (present feature size is 1.6 μ m). storing up to 1024 signed synaptic weights of 8 or 16 bits. A future generation of time less than $0.\overline{6}$ µs. L_Neuro 1.0 also contains a RAM (random-access memory) for parallel 16 multiplications of two 8-bit integer numbers, and a final summation, in a round of benchmarking. This chip embeds 16 elementary processors performing in co-processor of a T800 transputer. Also this activity will continue beyond the present discrimination is already under test, using the L_Neuro chip, designed specially to be a A different implementation of the neural network approach for electron/jet

data from a muon detector constructed from honeycomb strip chambers. tracks and for determining the bunch crossing times associated with these tracks, for Further studies of neural network-inspired algorithms are foreseen for reconstructing

and/or detector prototypes. possibilities, throughout 1992, with the goal of defining a demonstration with SLATE candidates. Continuation of neural network studies in architectures and implementation publication(s). Subsequent focus on a substantially reduced number of architectural Milestones 1992/93: Current benchmark exercise concluded 3Q92 by

6.2 Improved benchmark data

requiring relevant feature extraction algorithms, do not reflect correctly the situation of a guesses'. EAST had made no attempt to bridge this gap, and our benchmark data, while proto-collaborations had not started, and detector parameters had to be 'educated The ongoing benchmarks were initiated at a time when Monte Carlo activities in LHC

change our conclusions about architectures. level triggering; it is not likely nor intended, however, that this new benchmarks should future experiments. We consider this a vital activity for the overall credibility of second data sets, and to verify that the algorithms do indeed perform a valuable function in This will give us both a chance to repeat our benchmarking exercise with more realistic events (QCD jets) that pass a 'reasonable' first-level trigger criterion in the calorimeter. started recently to participate in the Monte Carlo calculations of physics background situation is constantly converging towards a more coherent approach, and we have second-level nigger, which is dominated by fluctuations in physics background. This

reasonably precise track parameters, beyond establishing the existence of electrons. algorithms as implemented on the remaining candidate architectures can provide line' studies. On the TRD, we hope to be able to show, with improved input data, that will also be used for optimizing cluster definition algorithms (as in 4.1 above) in 'off Absolutely essential for neural network learning algorithms, realistic calorimeter data

mid-1992. by a first-level electron trigger, available for calorimeter and TRD algorithm studies by Milestones 1992/93: New benchmark data, most importantly QCD jets filtered

6.3 Hardware implementations and demonstrations

hardware emulator) or with detectors in beam test setups. demonstrations of the trigger algorithms will become possible either with SLATE (the A small number of promising architectures will be implemented in hardware, and

algorithms already running in MaxVideo can be made to run at LHC speed. input rate, which could be doubled by adding another MaxScan unit. Using HiMax, the port of the MaxVideo system. The VME module (called HiMax) provides 2OMbytes/sec software are under test, that interface SLATE (i.e. HIPPI) to the MaxScan digital pixel image processing system. More precisely, a HIPPI destination module and supporting stream is presently being interfaced to the data memories contained in the MaxVideo SLATE has been discussed in sections 3.2 and 4.2 above. Its HIPPI format output

decision unit, will be identical to those used in the SLATE test. branched off to these systems. The remainder of the test, feature extraction device and whereas selected data, in the arrangement expected by MaxVideo/Enable, will be which ensures that full data on HIPPI lines will pass to the data acquisition system, this purpose, we now have a Router (data selection and reordering unit) under design, actively in defining a trigger role in the TRD prototype (RD-6), foreseen for 1993. For availability of sizeable systems with LHC-like readout electronics. We are participating As for tests with detector modules, we are severely limited in our choice by the

calorimeter thus has to wait for the availability of a suitable detector. have been done already several times). A second-level trigger device integrated into a ADC-s would teach us little more than an off-line test using recorded data (such tests make second-level trigger additions not a meaningful exercise: the speed limitations in the For both SPACAL and the accordion calorimeter (RD-l/RD-3), the planned testing

software). probable for that test, but can not yet be guaranteed (as fallback can be mimicked by Router unit, i.e. a hardware unit arranging raw TRD data in suitable iconic form, is TRD prototype will be possible on the timescale of RD-6 (1993). The existence of a operating, both benchmark algorithms can be demonstrated on MaxVideo. Tests with the via the 'HIMAX' interface board, will be under test before the middle of 1992. Once Milestones 1992/93: A demonstration system integrating SLATE and MaxVideo

6.4 The Enable Machine

extraction algorithm. An implementation in field-programmable gate array (FPGA) especially to the needs of the given detector/algorithm, in our case the TRD feature The Enable machine is a flexible special-purpose processor implementation tailored

becoming increasingly popular, and are available at modest cost. out in our past experience, in other high energy physics experiments. FPGA devices are solution, and reduces substantially development time. These properties have been bome devices has been chosen because it provides flexibility inside a custom—designed

and a trigger decision unit (see figure). machine is composed of two main functional building blocks: a histogram generation unit and/or pion tracks in binary images of limited size (regions of interest), the Enable elements realized with field programmable gate arrays. In order to identify electron The Enable machine is a SIMD machine consisting of an array of identical processing

'electron`/'pion'/'no high pt track` classification in hardware. the histogram channels and, by comparing the bin content from the two images, achieves histogram generation units. The subsequent trigger decision unit analyzes the content of The high and low pulse height images are sent through two separate but identical

slope patterns. For our benchmark data, $n=20$ and $k=17$). search roads amounts to $n*k$ (n is the number of ϕ values, and k the number of different of search pattems, with maximal positive and negative slopes. The total number of $d\phi/dz$ defines the curvature of the track, or p_t . For every ϕ value there is a fixed number corresponds to a search road (or pattem) of a given slope and ¢ value (note that the slope and the matching hits of each pattern are histogrammed. Each histogram channel separate histogramming units. All predefined search pattems are scanned for in parallel, shifted one column at a time into the mesh-connected array of processing elements of two Note that curved tracks appear as straight lines in this projection. The pixel images are image representing the natural straw coordinates z and ϕ (azimuth) by the Router unit. dataflow bandwidth from the TRD frontend and readout electronics, arranged into an The Enable machine will be equipped with a HIPPI serial-link interface to maintain the

threshold, and a trigger signal enabled, if the threshold is exceded. electron identification/pion rejection. The table look-up value is compared to the thr.) for this maximum computed by table-look-up serves as a probability measure for threshold hit count maximum. The ratio of (number hits low thr.)/(number of hits high trigger decision unit has a maximum-finder subunit, which searches the global low+high images are compared, in a trigger decision unit, to derive the e/π classification result. The After histogramrning the corresponding histogram channels from high/low threshold system. the TRD is foreseen, with Enable being a feature extraction alternative to the MaxVideo the end of 1992, for demonstration with SLATE. An installation in the 1993 test runs of Milestones 1992/93: A prototype of the Enable machine will be available before

hypothesis 6.5 FEAST: Feature extraction in the FERMI calorimeter readout

the period of both first and second-level triggering, using an intelligent buffer manager. converters, a fully programmable pipeline/digital filter chain, and local buffering over calorimetric detectors. The intended chip will include high speed analog-to-digital The FERMI project (RD-16) aims to build fully digital front end electronics for

in parallel is now being studied selection. The possibility of using a farm of microcomputers to process multiple events that the frontend electronics 'pushes' the data into the acquisition system after first level concentrated on processor systems which work serially on events, under the hypothesis In the choice of the second-level trigger processor, the EAST project has so far

also proposed a data acquisition system based entirely on transputers. the farm of second-level trigger processors. Hansen (in an informal EAGLE note) has chips, and Kapusta has simulated methods of routing the data from the FERMI chips to of EAST notes at the end of this report) have simulated a board containing the FERMI the farm of processors being evaluated within EAST. Appelquist and Iwanski (see list The aims of this FERMI/EAST (FEAST) sub-project is to link the FERMI chips to

retained events, with the event builder of the data acquisition system. network with the Global Level 2 Trigger Processor (GLVL2) and, for second-level processors on adjacent FEAST boards. The boards also communicate via a switching contains the Local Level 2 Trigger Processor (LLVL2) and has local links to LLVL2 high-bandwidth communication from the FERMI board to a FEAST board which contains 36 FERMI chips each of which is connected to 9 cells. Optical links provide FERMI chip. The present, preliminary ideas are the following: A FERMI board We are now proceeding to design a more complete trigger system around the

to the master. the mesh) as "slaves". The slaves collect data from their FERMI chips and transmit it the Rol broadcast as being the "master", the three neighboring boards (right and top in distributed over four neighboring boards; one FEAST board (lower left) is defined by boards via the Local Level 2 links. The cells identified by the Rol is assumed by the Global Level l Trigger Processor (GLVLI) which broadcasts it to the FEAST The operation of the system is as follows. The region of interest (Rol) is identified

Page 21, EAST Status Report 3/3/92

processors in the GLVL2 farm. board must then be routed through a network of switches to arrive at one of the (e.g. feature extraction), and transmits results to the $GLVL\hat{2}$. The output from the Feast When the master has received all the data in the RoI, it performs the local functions

farm. connection to the routers, which forward the RoI data to one of the processors in the extraction and LLVL2 links. The transputers serve as communication processors for the are seen as the Local Level 2 Trigger Processors and provide capacity for local feature proposed to use a combination of Digital Signal Processors and transputers. The DSP—s To implement the FEAST part of the system using available technology, it is

the switching network have to be finalized. study of the DSP! transputer interface must be done, the already initiated simulations of be purchased, the communication link speed and the latency must be understood. A simulation. VMEbus-based DSP cards and a development system for the DSP-s must possibilities will be optimally used, must be clarified by hardware evaluation and links running at 1 GHz. The ideas how DSP communication and processing protocol which would run over the links, and designing and building prototype optical for the high-bandwidth links from FERMI to FEAST must be done, defining first the FERMI collaborations, for 1992: The FERMI Board will be further simulated. Tests Milestones 1992/93: The following workplan is a joint plan for the EAST and

monitoring and controls will be defined. purchased, to gain hands-on experience. Detailed system requirements including In 1993, if available, an early sample of transputers and switches will be \overline{a}

have to be put in place. boards, a transputer network, and some hardware emulation of FERMI chips, will output of data to the transputer network. A test environment with multiple FEAST FEAST boards, data transfer from/control dialogue with the FERMI board, and the combination. Software will have to be written to allow communication between and built, each board containing an optical link interface and a DSP/transputer have not been basically modified, several prototype F EAST boards will be designed Longer-range planning: lf after first tests of all components the basic ideas

6.6 High-level decision units behind feature extraction devices.

in $0.4 \mu m$ technology). continuously; there exist today designs for image processing chips at 250 MHz (DAVIS, mask (corresponding to 640 Gops). The achievable speed per pixel increases pixel (corresponding to a processing speed of 5 Gops) and (in parallel) with a $2*256*64$ instance, of convolving an image with a 16*16 convolution mask in 100 ns per output The MaxVideo system is a typical low—level feature extraction device. It is capable, for

high throughput is required. limited precision, and their programmability is restricted by their architecture, at least if machine, have similar characteristics: They work in fixed point arithmetic and with SIMD arrays like MasPar or ASP, or special-purpose processors as the Enable

different subdetectors. allow us to implement a full second-level trigger system, including multiple windows in hardware become necessary. In the following, we describe some realizations that will point, are needed. Processors with full high-level programmability and floating point effective masses, random access to feature data and higher precision, possibly floating physics features, from different subdetectors, or for kinematical test quantities like systems, more flexibility is required. Three-dimensional geometrical correlation of what we need. For higher level decisions, based on the output of several of the low-level For one- or two-dimensional feature extraction, such modules may turn out to be just

a) DECperle

homogeneous trigger system. high-level processing unit, makes the solution particularly attractive as a rather for the Router task; the fact that they are closely linked, in hardware and software, to a s possess ample and fast memory coupled to active switching elements, qualifies them and the DECstation to take the role of the high-level decision unit The fact that the PAM DECperle to run some of the Router and all feature extraction functions on the PAM-s, implementation of the Enable machine using DECperle, we can envisage the PAM-s of that, DECperle boards are interfaced to a standard DECstation 5000. Anticipating an development at the gate level, and to make system changes more transparent. Beyond interfaced to HIPPI. Also, significant software tools are foreseen to speed up additional memories, switching elements, and high-bandwidth I/O ports that can be Memories (PAM-s). In the 'DECperle' system, multiple FPGA-s are surrounded by a generalized concept based on FPGA-s (Xilinx), here called Programmable Active becomes possible in 1993. Digital has announced, in 1991, a Research Initiative around year, so that a demonstration with the RD-6 prototype Transition Radiation Detector gate arrays (FPGA-s). As such, it is on our schedule for prototype delivery later this The Enable machine is described above as an implementation in field-programmable

definition algorithms, e.g of the neural network type, for calorimeter data. are the routing and feature extraction functions of the TRD trigger, but also cluster which functions and algorithms should be implemented first on this system. Candidates as available (present statement for availability is 2Q92). Only then can a decision be made Milestones 1992/93: A DECperle system will be installed and evaluated as soon

b)Max860 board

of high-performance computing systems. performance heterogeneous systems as designed by GP-MIMD and other manufacturers activity at CERN. We should note that the i860 is also a target processor in high modem RISC processors. An i860 is presently under evaluation as part of the MaxVideo now the advantages of a pipelined image processing system with the capabilities of control in a high-level program over the decision process. This new system combines act as 'physics concentrator' for multiple feature extraction devices, giving physicists links (by the MaxVideo manufacturer, Datacube), this 'Max860' device allows ideally to what is called a SuperCard (by CSPI), and in the future interfaced to multiple MaxBus particular from MaxVideo, we have chosen the RISC processor i860 (Intel). Packed into Among the suitable processors for collecting features from lower-level devices, in

prototype test (1993). decision unit with the MaxVideo system fed by SLATE in $3Q92$, and use in the TRD soon as available (target date April 1992). If available, demonstration as high-level Milestones 1992/93: Installation and first demonstration of the Max860 board as

c) transputers

Å

project. We do not consider a separate transputer activity as part of EAST. next generation of transputer hardware through this participation and from the GP-NHMD of the FEAST project. We participate in simulation and studies, and will learn about the processors for feature extraction and/or global decision making, are under study as part The capabilities of transputers as communication controllers and, possibly, as general

d) general model

argued that despite long latency, such a system is ideally scalable and flexible, probably extraction/global decision system based on general-purpose processors alone. It can be We believe it necessary to understand fully the practical limitations of a feature

communication to the global decision unit. with data for one region of interest, and subsequently needs no high bandwidth communication is not an expected problem in such a system, as each processor is fed of processor components that point in this direction. Note that inter-processor also economically attractive. Manufacturers have on market or in preparation a multitude

the RISC-farm solution are under way. design a multi-processor system do not exist at present, although preliminary studies of later to demonstrate the limits in a system based on this processor. Definite plans to full-bandwidth HIPPI interface to the intemal bus of the Sparc chip. This will allow us In preparation of a possible model implementation, we have under development a

a small multi-Sparc system before the end of 1992. Milestones 1992/93: Working interface HIPPI/S-bus in 3Q92. A definite plan for

6.7 Fibre optics high-bandwidth connections

a future experiment. very large volume. This and the present maximum length of 25m could be a problem in hundreds of HIPPI cables would be required. This number of cables would take up a setups, the use of 10 HIPPI cables is reasonable. For the final application in LHC, well accepted by industry. The standard has, however, its limitations. For small test The HIPPI standard is a useful interim standard for low-level connectivity, and seems

has defined two possibilities: Serial HIPPI and FIBERchannel. way for HIPPI to run over optical fibres. The ANSI committee which specified HIPPI the end of 1992. We plan to study two new standards which may be the future accepted The general developments around HIPPI, currently in progress, will be terminated by

systems. First commercial products are on the market for both standards. FIBERchannel defines a switching fabric which could be very useful in data acquisition which will be an ANSI standard, would also allow HIPPI to be extended. In addition, fibres and "extends" HIPPI links from a maximum of 25m to 2000m. FIBERchannel, defines the components used at the physical layer. Serial HIPPI runs over two optical Serial HIPPI will not be a formal standard but is an "implementers agreement" which

Purchase of commercially available components end 1992/1993. Milestones 1992/93: Test of Serial HIPPI and FIBERchannel chipsets in 1992.

Serial HIPPI daughter board for the SLATE emulator. systems. The development work in 1993 will include the building of a FIBERchannel or Only later: Development of components not available from industry and use in test

6.8 Formal system modelling using VDM++

acquisition system specification shown to work in an abstract model, subsequently of both technologies on the market and particle detector design. We expect that an VDM++ are expected to be of major impact, allowing easy adaptation over the evolution systems. It is in this activity of modelling that the specification possibilities offered by constraints of fault-tolerance, maintainability, and reusability that characterize such large acquisition system, with at least the second-level trigger steps included, under the based on the standard VDM. The objective in EAST is the modelling of a partial systems. The tool to be used is an object-oriented specification language called VDM++, the practical application of tools for formal specification of mixed hardware/software 'application partners' in an Esprit HI project AFRODITE. The objective of this project is Utrecht and CERN partners of the EAST collaboration have been accepted as Together with other partners from outside the High-energy Physics community, the

Page 24, EAST Status Report 3/3/92

community. to effect a transfer of a new technology from professionals to the high-energy physics accepted in the eventual large-scale implementations of the experiments. We expect thus successfully implemented in software and hardware prototypes, would be naturally

and the other project partners. definite milestones can be set out before a detailed discussion with the Esprit authorities Milestones 1992/93: This activity is in a very early state of definition, and no

institute responsibilities, and resources 7. Composition of the collaboration,

cover page). members of EAST. Newly joined have Dubna, Mannheim, Prague, and Rehovot (see direction of our activities, has not materialized, and these institutes are no longer An active collaboration with CGS Amsterdam and with the University of Rome, in the Since proposal time, the collaboration has had several changes in its composition.

The individual responsibilities of institutes are as follows:

Utrecht University); NIKHEF Amsterdam: Neural Network algorithms and their implementation (with

data for calorimetry and MasPar implementation of algorithm; IFA and Polytechnic Bucharest: Participation in MaxVideo and SLATE, benchmark

CRIP Budapest: SLATE software, benchmarking on the ASP simulator;

communications, SLATE daughter board; CERN: MaxVideo, DAVIS simulations, hardware demonstrations, high-bandwidth

FEAST simulation (VHDL) and participation in FEAST board design; INP Cracow: Benchmark data for TRD and implementation on MasPar, FERMI and

Universitat Jena); JINR Dubna: implementation of the Router unit for the TRD beam tests (with

RHBC London: SLATE design and motherboard, FEAST board design;

Universität Mannheim: Design and prototype construction of the Enable machine;

network implementations; Ecole Polytechnique Palaiseau: Monte Carlo for calorimetry benchmark data, neural

Academy of Sciences, Prague: High-level decision processors;

MaxVideo; Weizmann Institute, Rehovot: Interface hardware/software connecting HIPPI and

specification with $VDM++$; Utrecht University: Neural network algorithms (with NIKHEF), formal system

Sparc chip (S—bus), for a possible trigger farm based on Sparc processors. Institute of High Energy Physics, Zeuthen: Interface board connecting HIPPI and the

equivalent (FTE) of the first year, and we now estimate over 40 FTE involved in EAST. CERN. Manpower involvement has increased substantially over the 30 full-time estimate increased spending, at the level of 850 KSF total, of which 350 KSF from much increased activity leaning more strongly towards hardware demonstrations, we which 200 KSF from CERN. That sum has been allocated and spent. For 1992, with a Resources: The 1991 estimate for material resources had been 600KSF total, of

activities (e.g. RD-6), and hence do not require any beam time allocation. We will continue to perform tests with beam only in conjunction with other R&D

computing budget, for Monte Carlo calculations, at the level of 100 hours CERN. for computing purposes, but would find it practical and a speedup to have our own We have followed, in the past, the same idea of latching onto other ongoing activities

8. Acknowledgements

MasPar Distributor Switzerland, Laboratoire d'Electronique Philips. ongoing and future activities: Digital, Eloisatron project/LAA, Esprit III, GSI Darmstadt, whom we could not have reached the present results, nor reached the breadth of our collaborations. We further want to express our thanks to the following sponsors, without collaboration from other R&D projects and from the activities in the LHC (proto-) are participating in different parts of our work. We also gratefully mention the excellent Jacek Kosiec, from GEVA Ltd., Warszawa, and G.K1yuchnikov from II·IEP Protvino, Institut fiir Angewandte und Technische Informatik, Universitat Jena, Artur Thielmann, formally part of the EAST collaboration. V.D6rsing, A.Reinsch, H.U.Ziihlke from the We gratefully acknowledge the participation of individuals and institutes that are not

generated in connection with EAST activities 9. List of internal notes

J.Badier, R.K.Bock, C.Charlot, I.C.Legrand, 25 November 91, EAST note 91-10 Benchmarking Architectures with Spacal Data,

P.Bia1as, J.Chwastowski, P.Malecki, A.Sobala, 2 December 91, EAST note 91-11 Benchmarking with Data from the Transition Radiation Detector,

30 Sept 91, EAST note 91-12 The HIPPI Source Daughter Board of the Detector Emulator, T.Anguelov,

EAST note 91-13 Second-level Test System Status, B.Green, N.Mihai, J.Strong, February 1992,

Status of the SLATE Software, Ervin Denes, 15 September 91, EAST note 91-14

14/15 Oct 1991, EAST note 91-16 Architecture and Algorithm Workshop (Copies of transparencies)

4 Oct 1991, EAST note 91-17 Level 2 Trigger System in LHC Calorimeter, W.Iwanski, P.Kapusta,

November 1991, EAST note 91-18 (also FERMI note #6) Simulations of a FERMI Board using VHDL, G.Appelquist, W.Iwanski,

1 February 1992, EAST note 92-01 The Enable Machine, F.Klefenz, R.Manner, K.-H.Noffz, R.Zoz,