| CMS Note | |
| Report number | CMS-CR-2018-282 |
| Title | A System-Verilog Verification Environment for the CIC Data Concentrator ASIC of the CMS Outer Tracker Phase-2 Upgrades |
| Author(s) | Scarfi', Simone (CERN) ; Caratelli, Alessandro (CERN) ; Caponetto, Luigi (Lyon, IPN) ; Ceresa, Davide (CERN) ; Galbit, Geoffrey Christian (Lyon, IPN) ; Kloukinas, Konstantinos (CERN) ; Yusuf Leblebici ; Nodari, Benedetta (Lyon, IPN) ; Viret, Sebastien (Lyon, IPN) |
| Publication | 2019 |
| Imprint | 16 Oct 2018 |
| Number of pages | 6 |
| Published in: | PoS TWEPP2018 (2019) 097 |
| Presented at | Topical Workshop on Electronics for Particle Physics, Antwerp, Belgique, 17 - 21 Sep 2018, pp.097 |
| DOI | 10.22323/1.343.0097 |
| Subject category | Detectors and Experimental Techniques |
| Accelerator/Facility, Experiment | CERN LHC ; CMS |
| Keywords | Electronics ; Engineering ; Tracker ; Simulation ; TrackerEngineering ; SiliconTracker |
| Abstract | The foreseen Phase-2 upgrades at the LHC present very challenging requirements for the front-end readout electronics of the CMS Outer Tracker detector. High data rates in combination with the employment of a novel technique for rejecting locally low transverse momentum particles as well as the strict low power consumption constraints require the implementation of an optimized readout architecture and specific interconnect synchronization schemes for its components. This work focuses on the development and the verification of the Concentrator IC (CIC) ASIC, a 65\,nm digital chip featuring high input and output data rates, in the context of the readout chains incorporating all front-end ASICs: namely the Macro Pixel ASIC (MPA), Short Strip ASIC (SSA) for the Pixel-Strip (PS) modules and the CMS Binary Chip (CBC) for Strip-Strip (2S) Modules. The CIC ASIC receives high data rate (320\,MHz) digital streams from eight Front-end ASICs via a total of 48\,differential lines and transmits them through seven differential lines operating at 320\,MHz or 640\,MHz, depending on the occupancy of the detector module. A complex system level simulation environment based on the System-Verilog hardware description language and on the Universal Verification Methodology (UVM) platform has been adapted and extended to help the CIC development and verification simulating the complete readout chains from the particle event to the output of the modules. The paper is composed of four sections: the first one describes the $p_{\mathrm{T}}$ module concept, the second presents the UVM environment for MPA/SSA ASICs adapted and extended to include the CIC, the third one shows the UVM environment for the 2S module (a CBC emulator has been developed) and the last section presents the PS module efficiency as a function of the stub occupancy for different CIC output frequencies. |
| Other source | Inspire |
| Copyright/License | publication: (License: CC-BY-NC-ND-4.0) |
Notice créée le 2018-10-22, modifiée le 2022-01-14
