SITP NOTE TR-101 December 21, 1993

The ADC Chip (CRIAD) Test Result
for RD2 Detector Application

F. Anghinofi, R. Bonino, H. Kambara, D. La Marra, A. Leger, J. P. Richieux

1. Introduction

the offsets, noise, Track and Hold, and Auto Zero function on the ADC performances. technique. The various measurement results are presented, concentrating on an evaluation of discuss the architecture of the chip, followed by a brief explanation of the ADC measurement of the first prototype of this ADC chip, tested at CERN within the RD2 collaboration. We according to the application involved. This report shows the evaluation results and analysis the trade off between the speed, accuracy, and power consumption has to be studied in detail, The advantage of this structure is the low power consumption at moderate speed, although consists of 2 bits of flash followed by 6 bits of linear ADC, covering 11 bits of dynamic range. piece-wise linear Analog to Digital Converter (ADC) has a conversion architecture which chip has been designed and fabricated for the RD2 detector development towards LHC. This The CRIAD (Charge Redistribution Interleaved Analog to Digital converter) test

2. The CRIAD chip and test set up

2.1 The CRIAD architecture

The block diagram is shown in Figure 1. specification, and seven 6-bit Successive Approximation ADC (SADC) placed in sequence. The CRIAD chip consists of two parts: a flash part with 2 bits for the segment

Figure 1: Block diagram of the non-linear ADC.

Figure 2: The CRIAD segment structure. The range.

in its present design. range choices of the CRIAD, reference voltage previously
specified by the flash input signal with the SADCs then digitizes the range of the input signal. The input signal is

bits for the ADC dynamic input signal which is equivalent to 11 The dynamic range of the (LSB in segment 1) is 1.0 mV. steps. The minimum step

The CRIAD output data consists of

- 2 bits of segment specification,
- 6 bits of SADC data,
- 3 bits of the SADC address.

Having 7 SADC running in sequence provides a full 6-bit digitized output at each clock cycle. for the input sampling. The total digitization time for one SADC is thus 7 clock cycles. clock cycle, requiring 6 clock cycles for full 6-bit digitization, and 1 additional clock is needed placed in sequence, and operated consecutively. Each SADCs make one comparison per one Another important characteristic of the CRIAD is that the independent SADCs are

2.2 The CRIAD chip test board

VME bus. The ports provided by the board are: To measure the CRIAD chip, the ADC test board was built¹, with an interface to the

- Input port for the sample signal with coaxial connection.
- Input port for the clock signal with coaxial connection.
- Input port for the power supply for the ADC chip and board itself.
- Two 32-pin flat cable port for VME interface.

The board also provides several controls. They are:

- Timing for the advanced clock, at the precision of 5 ns.
- The adjustment of the input power supply voltage for ADC.
- The adjustment for the reference voltage.

stored, prior to access by the DAQ system via VME bus. The FIFO is able to store maximum of The Board has an 8 kbyte FIFO memory where the data read out from the ADC is temporary

 1 Built at University of Geneve, by A. Leger and JP Richeux.

period of the Auto Zero signal. through the VME interface and the board, enabling any modification of the length and the flag for the Auto Zero NVI signal. The Auto Zero function for the ADC is controlled 8000 events, where each event consists of 8 bits of ADC value, the address of the ADC, and

2.3 The test set up

generated externally. further on-line analysis. The sample input signal and the sampling clock signal were digitized data at a time from the on-board pipeline and transfers it to the Macintosh for from the ADC chip. Then, the VME interface controlled by the Macintosh reads a block of LabVIEW[4] software, with . First, a block of data is read out to the pipeline on the board a VME driven by a Macintosh running a DAQ and analysis programs written with Figure 3 shows the schematics of the test bench set up. The test bench was built using

103 events in a readout block of several seconds. the ADC itself, but the speed of the soft ware. A typical readout speed was approximately With this set up, the speed of the DAQ was limited not by the digitizing process of

generated on the board, with a manual adjustment. performance with different input and reference voltages. The reference voltage to the ADC is also be adjusted externally, hence permitting the study of the chip power consumption and at $+ 6$ and $- 6$ volts. The ADC chip power supplies are normally $+ 3$ and $- 3$ volts, which can voltages. The power input for the ADC is supplied from an external power source, nominally The chip requires an external voltage source for the power supplies and reference

Figure 3: ADC evaluation system set up.

3. ADC Evaluation Methods

the estimation of the number of effective bits, in this analysis . Converter. We used differential and integrated non-linearity measurements, together with Several methods exist for evaluating the performance of an Analog to Digital

3.1 Non-Linearity

response. However, the real ADC dynamics will not be perfect, generating non-linearities in the number of ADC bins. The width of all bins are ideally equal, and also equal to one LSB. A Least Significant Bit (LSB) is defined as the range of the ADC divided by the

for all bins. The maximum value of the DNL is used to evaluate the performance of the ADC. measured bin width of an ADC and the theoretical width, or one LSB. The DNL is measured The Differential Non-Linearity (DNL) is defined as the difference between the

from the first bin to the nth bin, or mathematically, The Integral Non-Linearity (INL) for a given bin n is calculated by summing the DNL

$$
INL(n) = \sum_{i=0}^{n} DNL(i)
$$

curve (left) and a typical transfer curve of a real ADC. normally taken for the evaluation of the ADC performance. Figure 4 shows the ideal transfer As with DNL, INL is calculated for all bins of the ADC and the maximum value is

Figure 4: The ideal and real ADC output.

3.2 Number of the effective bits

reconstructed signal. The ideal RMS of the quantization error is given by quantization error is the statistical error of the ADC which is added by the ADC to the quantization error of the ADC and the actual noise produced by digitization process. The The Signal to Noise Ratio (SNR) for the ADC is obtained by calculating the

$$
RMS = \frac{LSB}{\sqrt{12}},
$$

the ADC bins. where the denominator constant is from the gaussian distribution of the rectangular gate of

ADC is operated with a sinusoidal input, and the output value of the ADC is fitted with an The noise, the rms of the error, of the ADC is calculated by following method. The

calculated. From this measurement the noise of the ADC can be calculated. ideal curve. For each sampling (event) the error on the digitizing process by the ADC is

calculated. and therefore by taking the theoretical and measured noise value, the SNR can be A real ADC will always produce more noise than the theoretical quantization noise,

The Number of the effective bits (NoEB) is given by

 $NoEB = N - log2(\frac{Actual RMS error}{Ideal Quantization error})$

where N is the number of bits used by ADC^2 .

² See reference [2] for more details

4. Response and Speed of the ADC

The ADC was tested for its response as a function of the clock speed. Figure 5 below shows the output of the ADC data for segment $1³$. The sampling frequency was increased from 2 MHz up to 12 MHz, with the input signal kept at constant frequency and amplitude.

Figure 5: ADC response to the sampling clock frequency.

The response of the CRIAD for this segment shows that the digitized signal was acceptable up to a speed of 6MHz. Beyond this point, a non-monotonic transition at the output of the ADC was observed. This is clearly due to exceeding the maximum speed of the comparators.

Table 2 shows the operational speed of the ADC, determined by measurements of the digitized output from the ADC. This is obtained by finding the starting point of the nonmonotonic response of the output.

Table 2: Maximum speed by observing the multiple translations.

This result shows that the performance limit of first three segments is quite different from that of the last segment.

 3 The highest sensitivity (segment 1) is presented here, because of maximum resolution..

5. Power Consumption

containing only one comparator and one 6-bit binary-weighted capacitor array . Figure 6. The SADC part of the chip has the charge-redistributed architecture, each SADC comparators. The resistor string uses a provided DC current which is indicated as Vref in required cooling. The two bit flash part of the CRIAD consists of a resistor string and 3 low power consumption required to avoid the heat dissipation, in order to minimize the One of the most important criteria of the ADC for RD2 detector applications is the

measurement was taken with the bias current at 25 HDC speed, comp
mA, and VDD at 5 volts. expected value[1]. Figure 6: Total power consumption of the ADC. The supply, the bias voltage, and \triangle ADC speed, compared with the measurement was taken with the bias support of 35

the operational speed of the analog power consumption sampling frequency dependency CRIAD under various conditions A measurement of the

power consumption of the chip, currents to the chip. Table 1 $V \to \infty$ voltage supply (Vdd) and bias •- \triangle bbserved with a different input A similar result was

*() value is the expected value.

 \cdot

Table 1: Power consumption of ADC.

stage of the development. satisfies the ADC's low power consumption required by the LHC detector application at this We observed the obtained value were less than the expected value, from design. This result

6. Offset Measurement and Adjustment

compensation studies of the ADC units and related measurements are presented. discussed in detail with measurement results in later sections. In this section, the offset input signal is interrupted by Auto Zero function. The Auto Zero functionality will be Non-Valid Input (NVI) signal is sent to the ADC for this period. The digitization of the been installed within the chip to compensate the offset of all comparators periodically. A common zero point reference when the digitization takes place. An Auto Zero function has The 7 SADCs of the CRIAD are independent in the chip and they must have the same

6.1 Offset of the 7 SADC

on, and an Auto Zero signal was sent at every 25 sampling periods. in sequence, where the sampling frequency is at 3 MHz. The ADC was set at Segment 1, T/H the output of the ADC for a constant input is shown. The x-axis is the event number obtained First, we observed the offset values of the 7 different SADCs on one chip. In Figure 7,

Figure 7: Difference of the offset value of 7 ADCs.

comparator. to be around 8 milli-volts regardless of the LSB value or the segments specified by the That is, the offset difference between the last SADC to the preceding 6 SADCs was measured segments. The offset values of other segments were independent of the LSB of each segment. LSB, which corresponds to a few mill-volts⁴. Figure 7 shows the result for the most sensitive different samplings. However, this peak-to-peak variation of the first 6 SADCs is a few The other 6 SADCs also have a small offset difference, which is consistent through out the sequence) has the pedestal value approximately 8 bins less than others, or 8 mV in this case. From the figure above, we have determined that the ADC 7 (or the last SADC in the

supply to the ADC chip and other is the timing of the master clock and the advance clock. settings and we find that it depends on two elements: One is the decoupling of the power values of the ADCs are measured. We measured the dependence of the offset on various acquired SADC value for each SADCs. The pedestal has been calculated and the offset To solve this problem for the existing design, pedestals must be subtracted from the

⁴ This result was obtained from the segment 1 (LSB is 1 mV).

6.2 Decoupling Capacitor

capacitance values were adjusted, and a $0.1 \,\mu\text{F}$ capacitance was determined to be the best. capacitors to the power supply of the ADC chip, shown in the figure 8 presented below. The we define as High Frequency Noise (HFN). To filter HFN, we connected two decoupling oscilloscope, we observed some spikes and kinks on the clock and other various signals which frequency noise that enters from the power supply into the ADC. From observations on the One of the factors affecting the offset of the SADCs was determined to be the high

Figure 8: Decoupling capacitors to the power supply. the logic sequencer of the chip.

effect on the ADC offsets. The needed to understand the HFN A further detailed analysis is last SADC located is just before 0.1 μ F decouping Capacitor decoupling capacitors. This sequence, is affected by the which is the last SADC of the decoupling capacitors, the As a result of the

results of this analysis will be considered in the next ADC design phase.

6.3 Timing adjustment

voltage for the SADC of first bit of conversion. each SADC. This sampling has to be done just prior to the application of the cooperator at the rising edge. Another clock, the advanced clock, is used to sample the input value in each SADC is made at the falling edge of this clock, and the comparison voltage is applied clock is used to run the sequencer of the SADCs. The decision of the internal comparator in The SADCs require two input clock signals for the digitization function. The master

increased over 15 ns. the pedestal of the ADC 7 and the Δt of the clocks. The ADC did not operate when Δt was at 10 ns it was decreased by several bins. A linearity dependency was not observed between constant. When Δt was set to 5 nano-seconds⁵ the offset of the ADC 7 increased by 10 bins, and pedestal value of the SADC #7, while leaving the rest of the 6 SADCs pedestal values By adjusting the relative timing (Δt) of the two clocks, we observe that it changes the

the pedestal on the SADC #7, as a function of the timing delay of two clocks. This problem must also be investigated further to understand the non-linear dependency of adjustment is required to achieve a better agreement with pedestal of the rest of the SADCs. The At adjustment does change the offset value of the 7th SADC, though finer

same offset values for all 7 ADCs, by the decoupling capacitor and clock timing adjustment. To enable further testing of the full ADC, we have optimized the system to obtain the

 5 The relative timing can be adjusted on-board, with a resolution of 5 ns.

6.4 Bias Resistance

An important criteria of this ADC design is to characterize the trade off between the resolution and the speed. The ADC was designed to operate at 5 MHz to 10 MHz, though we found that the performance of the ADC degrades at 5 MHz when the LSB was set at the finest setting, at 1 mV . To achieve a better operational performance, the bias resistance on the input power supply to the chip was decreased to 32 k Ω from 16 k Ω on the board, changing the bias current to the chip from 25 µA to 50 µA, hence putting more power into the ADC. The effect of the bias current to the power consumption has been presented in the earlier section. The effect of the bias current in the resolution has been measured both with linearity and noise measurements.

Noise measurement

We measured noise values with different bias resistance to observe the dependence between the input power supply and the sampling frequency. Figure 9 shows the measured rms noise for two values of the bias resistance. Here, the measurement was done on the ADC segment 1 with the T/H operational.

By examining the noise level, it is clear that the it extends the operational range of the ADC, approximately by 1 MHz.

Figure 9: Noise comparison on the bias resistance (seg. 1).

Non-Linearity measurement

Another method of testing the ADC performance is to measure the non-linearity, as explained in a previous section. Non-linearity measurements for two different bias resistance are presented in Figure 10, showing an clear improvement. The measurement was taken with the segment 1.

6.5 Resistor string - layout problem

zero for any input voltage above - 20 mV. while it is expected to be at zero, or ground. The measurement showed the ADC reading gives measurements showed that the upper limit of the ADC range is approximately at - 20 mV, enabling a detailed measurement and study of the calibration of the ADC. Initial segments. The reference voltage was taken from the external source, adjustable on the board, The ADC is designed to have a range from 0 to - 2048 mV, covered by 4 different

This layout design error is understood, and it will be corrected for the next design phase. with the error value observed by the measurement from the digitized output of the ADC. the 1% error on the resistance at the upper limit produced a - 20 mV error. This value agrees resistance of the resistor string. The reference voltage is normally set to - 2048 mV, so that high reference voltage (ground) carries some resistance equivalent to 1% of the total observation, we found that the connection between this resistor string and the input pad of the CRIAD chip with resistor strings which provides the reference voltage. With a close voltage (ground) and lower reference voltage inputs. Figure ll shows the flash part of the the resistor strings. It consists of 32 resistor pads, connected to the external upper reference station. The reference voltage for the specified segment is generated within the chip with The cause to this problem was found when the ADC chip was examined at the probe

Figure 11: Layout problem of the reference voltage.

7. The Auto Zero function

The Auto Zero function was designed to cancel the offset and charge injection errors for all comparators. It should allow a decision level of the comparator exactly at the reference voltage level, with an error of less than one LSB. The Auto Zero function increases the accuracy to the ADC.

7.1 Offset drifts without Auto Zero

There are 2 modes to the Auto Zero operation. They are:

- 1). Auto Zero ON: The decision level of the comparator is dynamically adjusted, so that the difference with the reference voltage is less than 1 LSB. Any internal drift is compensated. The period and frequency of the Auto Zero can be adjusted.
- 2). Auto Zero OFF: The compensation of the offset is no longer in operation, so that the error in the decision level of the comparator can be larger (up to a few LSB) than in the case (1).

Figure 12 shows the difference of the ADC operation, with Auto Zero On (1) and Auto Zero Off (2).

Figure 12: Auto Zero functionality. Mode 1) and 2).

The 7 SADCs had small differences in their offsets, which were suppressed with the Auto Zero function. However, the Auto Zero operation introduces a larger noise to the system, which can be observed from the Figure 12. The pedestal fluctuation of individual SADC elements is much larger in the operational mode 1 (Auto Zero on) then in the mode 2.

the ADC for 8 milliseconds. signal was constant, and the sampling frequency was at 1.0 MHz. It shows a good stability of Figure 13 shows the ADC output with Auto Zero being fixed for 8000 events. The input

Figure 13: ADC stability with fixed Auto Zero.

7.2 Non·1inearity measurement

shows little sign of the dependency on the Auto Zero function. measured the H\lL/DNL for the function of Auto Zero frequency and its period, and the result dependencies, as mentioned, yet it was not a case with Non-Linearity measurement. We have the Auto Zero settings. The noise values for different Auto Zero frequency showed definitive Differential and Integral Non-Linearity was measured with different frequency of

7.3 Noise and Auto Zero relation

the variation of the pedestal and noise level. pedestals, scanning through the Auto Zero frequency. Figure 14 below shows the result for We measured the relation between the pedestal of the 7 SADCs and noise around the

Figure 14: Pedestal and noise dependency on Auto Zero frequency.

The noise, or the r.m.s. out of 2000 events, presented above is calculated once par block, which can be translated as a high frequency noise. On the other hand, the low frequency noise can be determined by observing the r.m.s. of the pedestal values. The variation of the pedestal value for different blocks of data is interpreted as a low frequency fluctuation of the SADCs.

From the result presented above, we can conclude that the high frequency noise increases when the Auto Zero is frequent, while the low frequency noise is suppressed. The decrease in the Auto Zero frequency results different effects on the high and low frequency noise. A period of FF with a length of E is the optimum setup.

Figure 15 shows the pedestal and noise result, scanning the Auto Zero period up to every 16k events. The measurement was repeated several times, and it shows the dependence of the frequency of the Auto Zero.

From above measurements, it was observed that Auto Zero functionality improves the uniformity of the offsets of SADCs. We have observed the relation between Auto Zero period and noise. The system must be optimized for the next design phase.

8. Track and Hold

8.1 Track and Hold functionality

for high frequency variations of the input signal, as compared to the sampling clock speed. The Track and Hold (T/H) function was designed to improve the ADC functionality

sampling clock. comparator is in operation. is being held, and thus the signal while the input signal half of the clock cycle tracks. clock. The first half clock Hold in the sampling The T/H timing is

Track and Hold functionality the ADC with and without measured the non-linearity of to the Track and Hold The question relating

at various sampling frequencies and for other input conditions.

8.2 Non-linearity measurement

ADC sampling speed from 2 MHz to 7 MHz. value of the Differential Non-Linearity (DNL) and Integrated Non-Linearity (INL) for the evaluate the performance of the ADC with Track and Hold. Figure 17 shows the maximum We measured the non-linearity as a function of the operational speed of the ADC to

Figure 17: Non-linearity comparison with Track and Hold.

limit of the sampling frequency is lower, as shown in the Figure 17. the T/H dependence was similar. The non-linearity with the T/H on is higher, and the for other segments of the ADC. For segment 1 and 2 (LSB 1.0 mV and 2.0 mV respectively), most sensitive to the speed of the sampling clock. We have repeated the same measurement T/H on and off, respectively. This result was obtained with the lowest segment which is at the higher clock frequency. The limit of the operational speed was 6 MHz and 7 MHz for shows that the T/H functionality does not improve the non-linearity of the ADC, especially As we require high sensitivity, segment 1 was used to measure the non-linearity. It

frequency is reaches 12 MHz for segment 4. off was much smaller, we observe a better performance when T/ H is off. The maximum clock was less than 10 $\%$ of the LSB. Although the difference of the non-linearity for T/H on and For the largest segment with LSB, at 32 mV, the maximum non-linearity observed

frequency at 5 MHz. data was taken from the most sensitive segment as before (the segment 1), with the sampling Figure 18 shows the Integrated Non·Linearity for the all bins of the ADC. Here, the

Figure 18: Integrated Non-Lincarity for all Bins.

without T/H , but the difference was much smaller. 8. This was observed only for segment 1. Other segments showed better non-linearity results The T/H effects on the lower bins of the ADC, INL being maximum at the bin number

8.3 Number of effective bits measurement

frequency was increased When the sampling performance of the ADC. will deteriorate the segment 4. This result shows the result for the ADC. Figure 19 3.5 made for all 4 segments of presented in the Figure with the T/H on and T/H sampling frequencies, m 5.5 measured for a range of effective bits (NoEB) was The Number of

Figure 19: Number of Effective Bits on Segment 4.

performance of the ADC at expected operational speed. beyond 10 MHz, the ADC did not respond with T/ H on. However, the result shows the good

8.4 Track and Hold signal

The Figure 20 shows the actual signal of the T/H observed directly from the chip itself using a probe station, at two different operational speeds. Because of the probe itself has some impedance capacitance, the output of the probe signal is quite distorted at higher frequencies. Here signals from operational speed of 500 kHz and 2.0 MHz are presented.

Figure 20: Track and Hold signal observed through a probe station.

Further measurement with T/H has been done, and we have found out that T/H function depends largely on its relative timing of the master clock and the advanced clock (as described in Section 6.2). Further note of the characteristics of this ADC with T/H is underway.

9. Non-Linearity Measurement Results

sections. Sampling frequency was at 5 MHz, T/ H on, and the Auto Zero frequency at 255. detailed functionality characteristics of the CRIAD ADC chip, explained in the preceding Following figures show the non-linearity measurements having understood the

10. Conclusion

DNL, in all 4 segments of the dynamic range. operational condition, the ADC response has error much less than 1 LSB both in INL and result was obtained from the non-linearity measurement, which shows that with an ideal function with full quantitative design performance at this sampling frequency. An excellent at speed up to 5MHz. The operational speed was tested up to 10 MHz, but the ADC did not its functionality. Expected functionality was achieved with good performance measurements The CRIAD chip for the RD2 detector application has been fabricated and tested for

is within 25 mW at 5 MHz. value is lower then the expected value in high speed operation. The total power consumption The ADC power consumption has been measured, and the result shows the measured

References

- Microelectronics, S.A. November 10, 1992. [1] V.Valencic, P. Deval. NonLinear A/D converter For RD-2 Detector Application. MEAD
- [2] M. Hansen. An Evaluation system for A/D Converters. FERMI Note #9, CERN, May 1992.
- note, CERN.]une 1992 [3] O. Le Dortz. Analog to Digital Converters evaluation LabVIEW library. RSTB technical
- [4] National Instrument Cooporation. LabVIEW software.