| Główna > Track finding mezzanine for Level-1 triggering in HL-LHC experiments |
| Published Articles | |
| Title | Track finding mezzanine for Level-1 triggering in HL-LHC experiments |
| Author(s) | Gentsos, Christos (INFN, Perugia ; Perugia U.) ; Fedi, Giacomo (INFN, Pisa ; Pisa U.) ; Magazzù, Guido (INFN, Pisa ; Pisa U.) ; Magalotti, Daniel (INFN, Perugia ; Perugia U.) ; Modak, Atanu (INFN, Perugia ; Perugia U.) ; Storchi, Loriano (INFN, Perugia ; Perugia U.) ; Palla, Fabrizio (INFN, Pisa ; Pisa U.) ; Bilei, Gian Mario (INFN, Perugia ; Perugia U.) ; Biesuz, Nicolò (INFN, Pisa ; Pisa U.) ; Roy Chowdhury, Suvankar (Saha Inst.) ; Crescioli, Francesco (Paris U., VI-VII) ; Checcucci, Bruno (INFN, Perugia ; Perugia U.) ; Tcherniakhovski, Denis (KIT, Karlsruhe) ; Galbit, Geoffrey Christian (Lyon, IPN) ; Baulieu, Guillaume (Lyon, IPN) ; Balzer, Matthias Norbert (KIT, Karlsruhe) ; Sander, Oliver (KIT, Karlsruhe) ; Viret, Sebastien (Lyon, IPN) ; Servoli, Leonello (INFN, Perugia ; Perugia U.) ; Nikolaidis, Spiridon (Aristotle U., Thessaloniki) |
| Publication | 2017 |
| Number of pages | 4 |
| DOI | 10.1109/MOCAST.2017.7937676 |
| Subject category | Detectors and Experimental Techniques |
| Project | CERN HL-LHC |
| Abstract | The increase of the luminosity in the High Luminosity upgrade of the CERN Large Hadron Collider (HL-LHC) will require the use of Tracker information in the evaluation of the Level-1 trigger in order to keep the trigger rate acceptable (i.e.: <;1MHz). In order to extract the track information within the latency constraints (<;5μs), a custom real-time system is necessary. We developed a prototype of the main building block of this system, the Pattern Recognition Mezzanine (PRM) that combines custom Associative Memory ASICs with modern FPGA devices. The architecture, functionality and test results of the PRM are described in the present work. |