

The FTK to Level-2 Interface Card (FLIC)

R. Wang*, J. Anderson, B. Auerbach, R. Blair, G. Drake, A. Kreps, J. Love, M. Oberling, J. Proudfoot, J. Zhang

HEP Division, Argonne National Laboratory, 9700 S. Cass, Argonne, IL 60439, USA

*Email: rwang@anl.gov

Abstract—The Fast TracKer (FTK) to Level-2 Interface Card (FLIC) of the ATLAS FTK trigger upgrade is the final component in the FTK chain of custom electronics to connect the system to the High-Level trigger (HLT). The FTK performs full event tracking using the ATLAS Silicon detectors for every Level-1(L1) accepted event at 100 kHz. The FLIC is a custom Advanced Telecommunications Architecture (ATCA) card that interfaces the upstream FTK system with the ATLAS trigger and data acquisition (TDAQ) system, and allows for event processing on commercial PC blades, making use of the 10 Gb Ethernet full mesh ATCA backplane.

The FLIC receives data on eight optical links at a bandwidth of about 1 Gbps per channel, reformats the data to the ATLAS standard record format, and performs a conversion from local to global module identifiers using look up tables stored in static RAM (SRAM). After processing, the event records are sent out to the TDAQ system using the simple link interface (S-LINK) protocol at 2 Gbps. The data processing is handled in two Xilinx Virtex-6 FPGAs, with two additional Virtex-6 FPGAs communicating with the processor blades over the ATCA backplane. The four FPGAs are connected via a full internal mesh of high speed GTX lines. This paper reports the design goals, implementation, and testing results of the FLIC.

I. INTRODUCTION TO THE ATLAS TDAQ AND FAST TRACKER SYSTEM

THE ATLAS [1] trigger system is deployed to reduce the event rate from the Large hadron collider (LHC) bunch crossing frequency of 40 MHz to about 1000 Hz for permanent storage. For Run 2, the architecture is a two tier trigger system, consisting of a custom hardware-based Level-1 (L1) trigger [2] and a computer-based High-Level trigger (HLT) [3]. The L1 trigger system uses custom-made electronics to determine the regions of interest (RoI) from the calorimeter and muon spectrometer coarse signals. The L1 trigger reduces the event rate from 40 MHz to 100 kHz with a latency of about 2.5 μ s. The HLT then runs trigger algorithms with near-offline reconstruction quality on either the RoIs or the full event information with an off-the-shelf CPU farm. This further reduces the event rate from 100 kHz to about 1000 Hz with an average latency of 0.3 s.

In Run 2, as the luminosity and pile-up increases, the rapid growth of the event sizes will push the load on the HLT because only a finite number of RoIs can be processed. Without selection using tracks, this results in a reduced efficiency or higher trigger thresholds for the objects to be considered. Global event information, such as the location of the hard interaction vertex or number of primary vertices in the event, is useful for object selections, corrections or background rejection. To provide track information to the HLT before full

reconstruction, a hardware-based track finder (Fast TracKer) has been designed to run at the L1 rate. It will be partially implemented (central region only) in spring, 2016.

The Fast TracKer (FTK) [4] is a custom electronics system that rapidly finds and reconstructs tracks in the inner-detector layers for every event that passes the L1 trigger. It provides global track reconstruction so that the HLT has access to early tracking information. The track reconstruction is performed in hardware with massive parallelism of associative memories and FPGAs. Since tracks from FTK closely match to offline tracks, a pre-selection can be done before full track reconstruction. The performance has been studied with FTK tracks implemented in the trigger chains [4]; a large improvement can be seen on the ability to identify single particles, as well as on b-tagging and primary vertex finding efficiency.

II. THE FTK TO LEVEL-2 INTERFACE CARD

A. Functionality

The FTK to Level-2 Interface Card (FLIC), shown in Figure 1, is the final component of the FTK system. It is a custom Advanced Telecommunications Computing Architecture (ATCA) card that interfaces the upstream FTK components with the HLT.

Each FLIC board receives the upstream event record from the eight optical links in the front panel. Each link receives data with a bandwidth of bandwidth is 2Gbps (tested up to 75.3Gbps). Because the FTK has its own coordinates for the hit clustering, local identifiers have to be converted to the coordinate system used by HLT algorithms. The two FLIC boards do the conversion using lookup tables, and insert the corresponding ATLAS global module identifier into the event record during data processing. The event record is reformatted to the ATLAS standard record format before it is sent out to the HLT.

The FLIC communicates with the multiple processor blades housed in the same ATCA shelf using the full backplane bandwidth. This enables event processing and monitoring by the multiple blades.

B. Data Processing, Control and Monitoring

The FLIC board is composed of the input card and the rear transition module (RTM). Two FLIC boards occupy the hub slots of an ATCA shelf, with processor blades in payload slots. This allows the full event record to be sent to any of the blades via 10 Gb Ethernet.




Fig. 1. The FLIC production board.

105four Flash RAMs and one Intelligent Platform Management
 106Controller (IPMC) card made by LAPP [5], shown in Figure
 1073). The small FPGA provides level translation and bus control
 108logic to interface the microprocessor and Flash RAMs to the
 109Virtex-6 FPGAs. When requested, it loads the firmware for
 110each FPGA from the Flash RAM for configuration. Data for
 111the SRAM fast lookup tables used by the Virtex-6 FPGAs
 112is also stored in the Flash RAM. The PIC monitors volt-
 113age, current and temperature of the board directly using its
 114internal Analog-to-digital converter (ADC). The PIC receives
 115commands over the front panel Ethernet port, performing the
 116required register and data accesses to all other devices by
 117controlling the small FPGA. All transactions on the front
 118panel Ethernet port are acknowledged. A secondary Inter-
 119Integrated Circuit (I2C) interface connects the LAPP IPMC, a
 120custom mezzanine card, to the PIC. Through this interface
 121all monitoring information may be transferred through the
 122IPMC to the shelf manager. Main board power is controlled
 123in accordance with ATCA specifications by the IPMC. The
 124power enable signal from the IPMC is sent to the PIC, which
 125then re-drives the enable to the DC-DC converter. This allows
 126the FLIC to be bench tested using a power supply.

127 Data processing in each processing FPGA is divided into
 128four pipelines. Each pipeline processes data received from one
 129small form-factor pluggable (SFP) on the front panel (Figure
 1304). The upstream data is buffered immediately after arrival,
 131then pulled out by the receiver state machine. The internal
 132processing uses a faster clock (3.2 Gbps for each pipeline) to
 133insure that, ON AVERAGE, no more than one event's worth of
 134data will be stacked in the FIFO. Each processing FPGA has
 13532 Mb of fast SRAM per input link performing the conversion
 136of the module identifier (ID) from the FTK local ID to ATLAS
 137global ID. The address for the lookup is built from the header
 138of each track. The lookup is performed in parallel with the
 139track processing, which ensures that the global ID is ready to
 140be inserted to the track record before processing finishes. The
 141global module ID is inserted into the event record on the fly in
 142the merge state machine. Event records are then reformatted to
 143the ATLAS standard record format, sent out from the RTM to
 144the HLT. In total eight 2 Gbps S-LINK protocols are used for
 145the RTM and readout card communication. A second version
 146of firmware that emulates the output of the FTK system has
 147been developed at Argonne to test the performance of the
 148board as a function of the size of event records, event rate,
 149and stability over time.

150 Monitoring of each pipeline is performed by the use of
 151diagnostic counters and a multiplexed capture FIFO, all acces-
 152sible by the PIC using register I/O as mentioned above. Each
 153pipeline implements multiple counters showing the number
 154of records and/or the number of fragments that have been
 155processed. The multiplex capture FIFO may be used to capture
 156data at multiple points along each pipeline, saving a copy of
 157raw data as it passes through the pipeline. Both the counters
 158and capture FIFO can be read using the front panel port. The
 159spy buffer functionality has been implemented in the FLIC

93 The input card is divided into two areas, the data processing
 94area and the management area. In the data processing area,
 95there are four Xilinx Virtex-6 FPGAs. Two are used to handle
 96the data processing (processing FPGA) with the other two
 97communicating with the processor blades over the ATCA
 98backplane (interface FPGA). The four FPGAs are connected to
 99each other via a full internal mesh of high speed low-voltage
 100differential signaling (LVDS) lines (designed to run at 4 Gpbs)
 (Figure 2).




Fig. 2. Then internal mesh between the four FPGAs. Each FPGA is connected to another one using four high speed GTX lines.

101
 102 The management area provides the slow control and mon-
 103itoring of the FLIC board. It consists of one small Spartan-3
 104FPGA, one Microchip peripheral interface controller (PIC),
 105internal mesh. Those fragment are then assembled, formed into




Fig. 3. The slow control of the FLIC board.




Fig. 4. The data processing pipeline in the processing FPGA.

163 Ethernet packets, and sent to multi-processor blades through
 164 the ATCA backplane. Analysis of these events by the blades in
 165 the shelf may then provide advanced monitoring or triggering
 166 options as appropriate software is developed.

167 C. Performance study

168 Two prototype FLIC boards have been tested for all re-
 169 quirements and demonstrated to perform at or above design
 170 specification. For the data processing inside the FLIC, the
 171 Chipscope measurements show the SRAM lookup takes a
 172 maximum of 139 ns to resolve for all detector layers, while
 173 processing of each track takes 160 ns. The latency has been
 174 measured as a function of the number of tracks per event
 175 (Figure 5). Good agreement can be seen between measurement
 176 and theoretical model predictions (the time taken to write the
 177 event record into the various FLIC FIFOs as the data expands
 178 within the board). In the specification, the Run 2 event record
 179 contains an average of 17 tracks, which corresponds to a
 180 latency of about 20 μ s. The event rate from the FLIC to the
 181 HLT has also been studied. Figure 6 shows the measured event
 182 rate as a function of the number of tracks per event record. For
 183 an event with 17 tracks, the rate is about 120 kHz, above the
 184 100 kHz HLT requirement. As all pipelines are independent, 185 the rate per pipeline does not change when processing multiple




Fig. 5. Latency of the FLIC data processing as a function of the number of tracks per event record. The red line is the rate that FLIC sends event records. The black line is calculated based on the theoretical model. The rate for a 4 Gbps output link (purple dashed line) and aggressive limit (using full bandwidth, green dashed line) are also shown.




Fig. 6. The FLIC to HLT event sending rate as a function of the number of tracks per event record. The black line shows the event record rate of FLIC sending date while the red line is the receiving rate on the HLT side. The green dashed line shows the maximum rate when using the full 2 Gbps bandwidth. The cross shows the FTK specification which is 100 kHz of 17 tracks per event record.




Fig. 7. The rate at which the FLIC sends events to the HLT is measured with a fixed number of tracks per event record in each output channel. Measurements have been performed using one (orange line), two (red line), four (blue line), six (green line), and eight (purple line) output channels. The measured rate using multiple output channels have been shifted up for better visibility. The rate limit in the specification is 100 kHz (dashed line).

186 channels (Figure 7).

III. SUMMARY

188 The FLIC is an interface between the FTK and the High
 189 Level Trigger built with all necessary and desired functionality.
 190 It does the data dispatching to HLT with geometry description
 191 conversion, as well as the data monitoring and processing on
 192 ACTA blades. It has been extensively tested, meets or exceeds
 193 all the specifications.

- 195 [1] ATLAS Collaboration, *The ATLAS Experiment at the CERN Large
 196 Hadron Collider 2008* JINST 3 S08003 1-407
 197 [2] ATLAS Collaboration, *ATLAS Level-1 Trigger Technical Design Report*
 198 CERN/LHCC/98-014 (1998)
 199 [3] ATLAS Collaboration, *ATLAS High-Level Trigger Data Acquisition and
 200 Controls Technical Design Report* CERN/LHCC/2003-022 (2003)
 201 [4] ATLAS Collaboration, *Fast TracKer (FTK) Technical Design Report*
 202 Tech. Rep. CERN-LHCC-2013-007, ATLAS-TDR-021, CERN, Geneva,
 203 June, 2013. ATLAS Fast Tracker Technical Design Report
 204 [5] Atlas LAPP, Annecy. *LAPP IPMC Mezzanine 2013*, [http://lappwiki.in2p3.
 205 fr/twiki/bin/view/AtlasLapp/ATCA](http://lappwiki.in2p3.fr/twiki/bin/view/AtlasLapp/ATCA)