CERN Accelerating science

CMS Note
Report number CMS-CR-2014-082
Title The New CMS DAQ System for Run 2 of the LHC
Author(s) Bawej, Tomasz Adrian (CERN) ; Behrens, Ulf (DESY) ; Branson, James (UC, San Diego) ; Chaze, Olivier (CERN) ; Cittolin, Sergio (UC, San Diego) ; Darlea, Georgiana Lavinia (MIT) ; Deldicque, Christian (CERN) ; Dobson, Marc (CERN) ; Dupont, Aymeric (CERN) ; Erhan, Samim (UCLA) ; Forrest, Andrew Kevin (CERN) ; Gigi, Dominique (CERN) ; Glege, Frank (CERN) ; Gomez Ceballos, Guillelmo (MIT) ; Gomez-Reino Garrido, Robert (CERN) ; Hegeman, Jeroen Guido (CERN) ; Holzner, Andre Georg (UC, San Diego) ; Masetti, Lorenzo (CERN) ; Meijers, Franciscus (CERN) ; Meschi, Emilio (CERN) ; Mommsen, Remigius (Fermilab) ; Morovic, Srecko (CERN) ; Vivian O'Dell ; Orsini, Luciano (CERN) ; Paus, Christoph Maria Ernst (MIT) ; Petrucci, Andrea (CERN) ; Pieri, Marco (UC, San Diego) ; Racz, Attila (CERN) ; Sakulin, Hannes (CERN) ; Schwick, Christoph (CERN) ; Stieger, Benjamin Bastian (CERN) ; Sumorok, Konstanty (MIT) ; Veverka, Jan (MIT) ; Zejdl, Petr (CERN)
Publication 2015
Imprint 21 May 2014
Number of pages 7
In: IEEE Trans. Nucl. Sci. 62 (2015) pp.1099-1103
In: 19th IEEE-NPSS Real-Time conference 2014, Nara, Japan, 26 - 30 May 2014, pp.1099-1103
DOI 10.1109/RTC.2014.7097437
10.1109/TNS.2015.2426216
Subject category Detectors and Experimental Techniques ; Computing and Computers
Accelerator/Facility, Experiment CERN LHC ; CMS
Abstract The data acquisition system (DAQ) of the CMS experiment at the CERN Large Hadron Collider assembles events at a rate of 100 kHz, transporting event data at an aggregate throughput of 100 GB/s to the high level trigger (HLT) farm. The HLT farm selects interesting events for storage and offline analysis at a rate of around 1 kHz. The DAQ system has been redesigned during the accelerator shutdown in 2013/14. The motivation is twofold Firstly, the current compute nodes, networking, and storage infrastructure will have reached the end of their lifetime by the time the LHC restarts. Secondly, in order to handle higher LHC luminosities and event pileup, a number of sub-detectors will be upgraded, increasing the number of readout channels and replacing the off-detector readout electronics with a micro-TCA implementation. The new DAQ architecture will take advantage of the latest developments in the computing industry. For data concentration, 10/40 Gb/s Ethernet technologies will be used, as well as an implementation of a reduced TCP/IP in FPGA for a reliable transport between custom electronics and commercial computing hardware. A 56 Gb/s Infiniband FDR CLOS network has been chosen for the event builder with a throughput of  4 Tbps. The HLT processing is entirely file based. This allows the DAQ and HLT systems to be independent, and to use the same framework for the HLT as for the offline processing. The fully built events are sent to the HLT with 1/10/40 Gb/s Ethernet via network file systems. Hierarchical collection of HLT accepted events and monitoring meta-data are stored into a global file system. This paper presents the requirements, technical choices, and performance of the new system.
Copyright/License publication: © 2015-2025 The Author(s) (License: CC-BY-3.0)

Corresponding record in: Inspire


 记录创建於2014-06-23,最後更新在2022-08-10


IEEE Open Access article:
Download fulltextPDF
全文:
Download fulltextPDF