

# FE-I4 pixel readout chip and IBL module

Marlon Barbero  
Bonn University


On behalf of ATLAS FE-I4 / IBL collaboration

Vertex 2011 Workshop, Rust - Austria, June 19<sup>th</sup> - 24<sup>th</sup> 2011

# Plan

---

- FE-I4: A new Front-End generation for the upgraded ATLAS pixel detector.
- IBL module concept.
- Sensor technologies for IBL.
- Conclusion.




FE-I4A

# FE-I4 what for?



Present beam pipe & B-Layer




ATLAS Pixel  
Detector

**FE-I3**

3 barrel layers / 3 end-caps  
end-cap:  $z \pm 49.5 / 58 / 65$  cm  
barrel:  $r \sim 5.0 / 8.8 / 12.2$  cm

- Fast IBL ('13): inserted layer in current detector.



IBL mounted on beam pipe



- Phase1 tentative layout (>'17): 4-5 pixel layers, small radii / large(r) radii (note: Discussion on boundary pixel / short strips, ...).

- All Silicon.
- Long Strips/ Short Strips / Pixels.
- Pixels:
  - 2 or 3 fixed layers at 'large' radii (large area at 16 / 20 / 25 cms?)
  - 2 removable layers at 'small' radii




# High hit rate

- FE-I3: All hits go to periphery (column drain architecture).




# High hit rate

- FE-I3: All hits go to periphery (column drain architecture).
- FE-I4: local “in-pixel” storage + trigger propagated up the array.



# Digital Pixel: Regional Architecture

## 4-Pixel Digital Region




- Store hits locally in region until L1T.
- Only 0.25% of pixel hits are shipped to EoC  
→ DC bus traffic “low”.
- Each pixel is tied to its neighbors -time info- (clustered nature of real hits). Small hits are close to large hits! **To record small hits, use position instead of time. Handle on TW.**

## Consequences:

- **Spatial association** of digital hit to recover lower analog performance.
- **Lowers digital power consumption** (below 10  $\mu$ W / pixel at IBL occupancy).
- Physics simulation → **Efficient architecture.**

# Process & granularity

- FE-I3:  $0.25\mu\text{m}$  process,  $50 \times 400\mu\text{m}^2$ .




Needed ELT for radiation-tolerance.

- Tolerant to 50MRad

# Process & granularity


- FE-I3:  $0.25\mu\text{m}$  process,  $50 \times 400\mu\text{m}^2$ .
- FE-I4:  $130\text{nm}$  process,  $50 \times 250\mu\text{m}^2$ .




- Radiation hardness with minimal effort & substrate isolation (T3 well) → Can use standard synthesized cells!
- Tolerant to 250MRad.
- 8-metal layers, good power distribution → Can make big IC.

# Size of the IC & module concept

- FE-I3:  $0.76 \times 1.08 \text{ cm}^2$ .
- Active area: 74%.
- 2,880 pixel ( $18 \times 160$ ).




- 16-FE-I3 module with MCC




# Size of the IC & module concept

- FE-I3:  $0.76 \times 1.08 \text{cm}^2$ .
- FE-I4:  $2.02 \times 1.88 \text{cm}^2$ .



Active area: ~90%  
26,880 pixels ( $80 \times 336$ )




2 ICs: Shared clk and cmd inputs.  
But each IC has dedicated output.  
→ Simpler module concept!

## • Overview

pixel array:  
336×80 pixels



CNFGREG  
DACs  
CREF  
Power

periphery



# FE-I4A testing



- Upstream efficient test setup development led to test all main features of this complex chip in few months.



- All digital functionalities OK.
  - 4-pixel digital region.
  - Formatting (EOCHL + DOB). (small fixes necessary)
  - Communication + memories.
- PLL for 160Mb/s data transfer. Yield ~70%
- Powering (Shunt-LDO) working ~specs. (Tuning for IBL on-going)

# Dose and noise

- Typical noise bare IC after calibration  $\sim 110e^-$ .
- 800MeV proton irradiation at Los Alamos:
  - 6 / 75 / 200 Mrad.



e.g. noise histogram



- TDAC 0: unirradiated
- TDAC 0: irradiated
- TDAC 8: unirradiated
- TDAC 8: irradiated
- TDAC 16: unirradiated
- TDAC 16: irradiated



# Low threshold behavior

Preliminary

- Studies on PPS and 3D assemblies irradiated with protons to  $5 \cdot 10^{15} \text{ n}_{\text{eq}}/\text{cm}^2$ .
- Noise occupancy increase when below  $\sim 1500 \text{ e}^-$ .
- At  $1100 \text{ e}^-$ ,  $\text{NOcc} \sim 10^{-7}$ . Threshold down to 1100 electrons possible!
- Low threshold operation w. irradiated sensors demonstrated!
- Note: Masked pixel floor = digitally un-responsive pixels. Due to no Ileak compensation in pixel?



# IBL Sensor Specifications



---

- IBL environment: Radiation hard FE and sensor.
- So far, two different pixel sensor technology candidates: n-in-n planar / partial-3D silicon.
- Specifications:
  - HV: max 1000V.
  - Thickness:  $225 \pm 25 \mu\text{m}$ .
  - Max. power dissipation:  $200 \text{ mW/cm}^2$  at  $-15^\circ\text{C}$ .
  - No shingling in z → Edge width: below  $450 \mu\text{m}$ .
  - Tracking efficiency: above 98%.
- Choice for technology: Install Summer 2013 → Sensor Prod. completed Summer 2012 → Sensor choice in July 2011.

Detailed schedule / Procurement: Heinz Pernegger's talk Tuesday


# 2-Chip Planar Sensor Tile

- Some R&D areas:
  - Slim edge sensors.
  - Radiation damage.
  - Low threshold FE-operation.
  - Low cost, large scale prod.
- Main advantage:
  - All benefits of a mature technology (yield, cost, experience).
- Main challenges:
  - Low Q collection after irrad.
  - Inactive area at sensor edge.



# IBL design choice for planar


- n-in-n slim edge 200  $\mu\text{m}$  thick with  $\sim 200\mu\text{m}$  inactive edge.
- Thinner sensors generate more charge after  $5 \cdot 10^5 \text{ n}_{\text{eq}}/\text{cm}^2$  than thicker ones at same HV (higher field).
- Low material  
good for tracking



- + Constraints from safe processing at sensor provider + handling by flip-chipping provider  $\rightarrow$  200 $\mu\text{m}$  thick sensor.


# IBL design choice for planar

- n-in-n slim edge 200  $\mu\text{m}$  thick with  $\sim 200\mu\text{m}$  inactive edge.
- As guard ring opposite side from pixel implant, shift guard rings under active pixel region. Lose homogeneity at edge, but after irradiation Qcollection mainly from under pixel implant.




# 1-Chip 3D Sensor Tile

- Some R&D areas:
  - Processing of TSV.
  - Yield.
  - Signal vs # electrodes / cell.
- Main advantage:
  - Radiation hardness.
  - Low depletion voltage (max 180V).
  - Active edge.
- Main challenges:
  - Production yield.
  - In-column inefficiency at normal incidence.





# IBL design choice for 3D

- Double-Sided partial 3D, 2E250 electrode configuration, slim edges:
- 2E250: Inter-electrode pitch  $\sim 70\mu\text{m}$ . Compromise between CCE and capacitive noise.
- Active edges & full 3D processing not established enough on project time scale.



# 3D charge collection wrt irrad.



- High charge collection even at  $5 \cdot 10^{15} \text{ n}_{\text{eq}}/\text{cm}^2$ .



FBK un-irrad. 98% eff for normal incidence  $\rightarrow \sim 100\%$  for tilted tracks

# Flex development

- Flex routes signals and supplies from FE/sensor to internal services(sensor: HV ; IC: LV, DCI, CLK, Dout, HitOr).
- Make loading on stave easy (alignment marks, area for pick-up), and testing of module too.
- 2 versions currently developed: Single-Chip or Double-Chip.






Ordered at Phoenix (Ivrea, Italy),  
back end June



# Thin Chip Bump-Bonding

- Safe bump-bonding requires max bend  $\sim 15\mu\text{m}$ .
- Minimal thickness of  $450\mu\text{m}$ .
- Use temporary glass handling wafer + laser de-bonding.




- Prelim test: promising! 8 single chip 150 $\mu$  assemblies end June.

# Conclusion

---

- Based on success of FE-I4A development, and characterization work of sensor communities
  - Not much contingency in schedule means success oriented developments.
- 
- FE-I4B design: July 2011.
  - Sensor choice: July 2011.
  - IBL module R&D on-going:
    - Flex design.
    - Thin chip bump-bonding



→ fast track IBL with installation in 2013.