



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 5120,
2.20 GHz)

SPECrate®2017_fp_base = 297

SPECrate®2017_fp_peak = 300

CPU2017 License: 9019


Test Date: Jun-2018

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Mar-2018



— Specrate®2017_fp_base (297)

····· Specrate®2017_fp_peak (300)

Hardware

CPU Name: Intel Xeon Gold 5120
 Max MHz: 3200
 Nominal: 2200
 Enabled: 56 cores, 4 chips, 2 threads/core
 Orderable: 2,4 Chips
 Cache L1: 32 KB I + 32 KB D on chip per core
 L2: 1 MB I+D on chip per core
 L3: 19.25 MB I+D on chip per chip
 Other: None
 Memory: 768 GB (48 x 16 GB 2Rx4 PC4-2666V-R,
 running at 2400)
 Storage: 1 x 240 GB M.2 SATA SSD
 Other: None

OS:

SUSE Linux Enterprise Server 12 SP2 (x86_64)

4.4.103-92.56-default

Compiler: C/C++: Version 18.0.2.199 of Intel C/C++ Compiler for Linux;
 Fortran: Version 18.0.2.199 of Intel Fortran Compiler for Linux

Parallel:

No

Firmware: Version 3.2.3c released Mar-2018

File System: xfs

System State: Run level 3 (multi-user)

Base Pointers: 64-bit

Peak Pointers: 64-bit

Other: None

Power Management: --

Software

SUSE Linux Enterprise Server 12 SP2 (x86_64)

4.4.103-92.56-default

C/C++: Version 18.0.2.199 of Intel C/C++ Compiler for Linux;
 Fortran: Version 18.0.2.199 of Intel Fortran Compiler for Linux

No

Version 3.2.3c released Mar-2018

xfs

Run level 3 (multi-user)

64-bit

64-bit

None

--



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 5120,
2.20 GHz)

SPECrate®2017_fp_base = 297

SPECrate®2017_fp_peak = 300

CPU2017 License: 9019

Test Date: Jun-2018

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Mar-2018

Results Table

Benchmark	Base								Peak							
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
503.bwaves_r	112	1395	805	1394	806	1394	806	112	1395	805	1395	805	1395	805		
507.cactusBSSN_r	112	568	250	566	251	565	251	112	572	248	575	247	575	247		
508.namd_r	112	500	213	501	212	502	212	112	502	212	502	212	497	214		
510.parest_r	112	1677	175	1680	174	1678	175	112	1668	176	1664	176	1669	176		
511.povray_r	112	779	336	787	332	785	333	112	660	396	662	395	662	395		
519.lbm_r	112	641	184	641	184	640	184	112	603	196	606	195	605	195		
521.wrf_r	112	746	336	746	336	750	335	112	740	339	737	340	742	338		
526.blender_r	112	573	298	573	298	574	297	112	572	298	572	298	573	297		
527.cam4_r	112	710	276	707	277	710	276	112	696	282	693	283	692	283		
538.imagick_r	112	434	642	438	636	437	637	112	439	635	436	639	436	639		
544.nab_r	112	400	471	398	474	401	470	112	469	402	471	400	470	401		
549.fotonik3d_r	112	1710	255	1724	253	1718	254	112	1704	256	1707	256	1714	255		
554.roms_r	112	1232	144	1224	145	1220	146	112	1189	150	1185	150	1205	148		

SPECrate®2017_fp_base = 297

SPECrate®2017_fp_peak = 300

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The taskset mechanism was used to bind copies to processors. The config file option 'submit' was used to generate taskset commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

General Notes

Environment variables set by runcpu before the start of the run:

LD_LIBRARY_PATH = "/home/cpu2017/lib/ia32:/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-32:/home/cpu2017/je5.0.1-64"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM memory using Redhat Enterprise Linux 7.4

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

sync; echo 3> /proc/sys/vm/drop_caches

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1)

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 5120,
2.20 GHz)

SPECrate®2017_fp_base = 297

SPECrate®2017_fp_peak = 300

CPU2017 License: 9019

Test Date: Jun-2018

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Mar-2018

General Notes (Continued)

is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

Platform Notes

BIOS Settings:

Intel HyperThreading Technology set to Enabled

CPU performance set to Enterprise

Power Performance Tuning set to OS Controls

SNC set to Enabled

IMC Interleaving set to 1-way Interleave

Patrol Scrub set to Disabled

Sysinfo program /home/cpu2017/bin/sysinfo

Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618bcc091c0f
running on linux-xy4f Wed Jun 6 18:23:00 2018

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

model name : Intel(R) Xeon(R) Gold 5120 CPU @ 2.20GHz

4 "physical id"s (chips)

112 "processors"

cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

cpu cores : 14

siblings : 28

physical 0: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14

physical 1: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14

physical 2: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14

physical 3: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14

From lscpu:

Architecture: x86_64

CPU op-mode(s): 32-bit, 64-bit

Byte Order: Little Endian

CPU(s): 112

On-line CPU(s) list: 0-111

Thread(s) per core: 2

Core(s) per socket: 14

Socket(s): 4

NUMA node(s): 8

Vendor ID: GenuineIntel

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 5120,
2.20 GHz)

SPECrate®2017_fp_base = 297

SPECrate®2017_fp_peak = 300

CPU2017 License: 9019

Test Date: Jun-2018

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Mar-2018

Platform Notes (Continued)

CPU family: 6
Model: 85
Model name: Intel(R) Xeon(R) Gold 5120 CPU @ 2.20GHz
Stepping: 4
CPU MHz: 2599.999
CPU max MHz: 3200.0000
CPU min MHz: 1000.0000
BogoMIPS: 4400.00
Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K
L2 cache: 1024K
L3 cache: 19712K
NUMA node0 CPU(s): 0-3,7-9,56-59,63-65
NUMA node1 CPU(s): 4-6,10-13,60-62,66-69
NUMA node2 CPU(s): 14-17,21-23,70-73,77-79
NUMA node3 CPU(s): 18-20,24-27,74-76,80-83
NUMA node4 CPU(s): 28-31,35-37,84-87,91-93
NUMA node5 CPU(s): 32-34,38-41,88-90,94-97
NUMA node6 CPU(s): 42-45,49-51,98-101,105-107
NUMA node7 CPU(s): 46-48,52-55,102-104,108-111
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc aperfmpfperf eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch ida arat epb invpcid_single pln pts dtherm hwp hwp_act_window hwp_epp hwp_pkg_req intel_pt spec_ctrl kaiser tpr_shadow vnmi flexpriority ept vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm mpx avx512f avx512dq rdseed adx smap clflushopt clwb avx512cd avx512bw avx512vl xsaveopt xsavec xgetbv1 cqm_llc cqm_occup_llc

/proc/cpuinfo cache data
cache size : 19712 KB

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.

```
available: 8 nodes (0-7)
node 0 cpus: 0 1 2 3 7 8 9 56 57 58 59 63 64 65
node 0 size: 95327 MB
node 0 free: 86353 MB
node 1 cpus: 4 5 6 10 11 12 13 60 61 62 66 67 68 69
node 1 size: 96760 MB
node 1 free: 90649 MB
node 2 cpus: 14 15 16 17 21 22 23 70 71 72 73 77 78 79
node 2 size: 96760 MB
node 2 free: 91292 MB
```

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 5120,
2.20 GHz)

SPECrate®2017_fp_base = 297

SPECrate®2017_fp_peak = 300

CPU2017 License: 9019

Test Date: Jun-2018

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Mar-2018

Platform Notes (Continued)

```
node 3 cpus: 18 19 20 24 25 26 27 74 75 76 80 81 82 83
node 3 size: 96760 MB
node 3 free: 90666 MB
node 4 cpus: 28 29 30 31 35 36 37 84 85 86 87 91 92 93
node 4 size: 96760 MB
node 4 free: 91060 MB
node 5 cpus: 32 33 34 38 39 40 41 88 89 90 94 95 96 97
node 5 size: 96760 MB
node 5 free: 91296 MB
node 6 cpus: 42 43 44 45 49 50 51 98 99 100 101 105 106 107
node 6 size: 96760 MB
node 6 free: 91110 MB
node 7 cpus: 46 47 48 52 53 54 55 102 103 104 108 109 110 111
node 7 size: 96758 MB
node 7 free: 91104 MB
node distances:
node   0   1   2   3   4   5   6   7
  0: 10  11  21  21  31  31  21  21
  1: 11  10  21  21  31  31  21  21
  2: 21  21  10  11  21  21  31  31
  3: 21  21  11  10  21  21  31  31
  4: 31  31  21  21  10  11  21  21
  5: 31  31  21  21  11  10  21  21
  6: 21  21  31  31  21  21  10  11
  7: 21  21  31  31  21  21  11  10
```

From /proc/meminfo

```
MemTotal:      791192000 kB
HugePages_Total:        0
Hugepagesize:     2048 kB
```

From /etc/*release* /etc/*version*

```
SuSE-release:
  SUSE Linux Enterprise Server 12 (x86_64)
  VERSION = 12
  PATCHLEVEL = 2
  # This file is deprecated and will be removed in a future service pack or release.
  # Please check /etc/os-release for details about this release.

os-release:
  NAME="SLES"
  VERSION="12-SP2"
  VERSION_ID="12.2"
  PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
  ID="sles"
  ANSI_COLOR="0;32"
  CPE_NAME="cpe:/o:suse:sles:12:sp2"
```

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 5120,
2.20 GHz)

SPECrate®2017_fp_base = 297

SPECrate®2017_fp_peak = 300

CPU2017 License: 9019

Test Date: Jun-2018

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Mar-2018

Platform Notes (Continued)

uname -a:

```
Linux linux-xy4f 4.4.103-92.56-default #1 SMP Wed Dec 27 16:24:31 UTC 2017 (2fd2155)
x86_64 x86_64 x86_64 GNU/Linux
```

run-level 3 Jan 1 11:15

SPEC is set to: /home/cpu2017

Filesystem	Type	Size	Used	Avail	Use%	Mounted on
/dev/sdal	xfs	224G	113G	111G	51%	/

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. B480M5.3.2.3c.0.0307181316 03/07/2018

Memory:

48x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666, configured at 2400

(End of data from sysinfo program)

Compiler Version Notes

```
=====
C           | 519.lbm_r(base, peak) 538.imagick_r(base, peak)
           | 544.nab_r(base, peak)
-----
icc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
-----

=====
C++          | 508.namd_r(base, peak) 510.parest_r(base, peak)
-----
icpc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
-----

=====
C++, C       | 511.povray_r(base, peak) 526.blender_r(base, peak)
-----
icpc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
icc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
-----
```

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 5120,
2.20 GHz)

SPECrate®2017_fp_base = 297

SPECrate®2017_fp_peak = 300

CPU2017 License: 9019

Test Date: Jun-2018

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Mar-2018

Compiler Version Notes (Continued)

=====
C++, C, Fortran | 507.cactuBSSN_r(base, peak)

icpc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
icc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
ifort (IFORT) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

=====
Fortran | 503.bwaves_r(base, peak) 549.fotonik3d_r(base, peak)
| 554.roms_r(base, peak)

ifort (IFORT) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

=====
Fortran, C | 521.wrf_r(base, peak) 527.cam4_r(base, peak)

ifort (IFORT) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
icc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

Base Compiler Invocation

C benchmarks:

icc -m64 -std=c11

C++ benchmarks:

icpc -m64

Fortran benchmarks:

fort -m64

Benchmarks using both Fortran and C:

fort -m64 icc -m64 -std=c11

Benchmarks using both C and C++:

icpc -m64 icc -m64 -std=c11

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 5120,
2.20 GHz)

SPECrate®2017_fp_base = 297

SPECrate®2017_fp_peak = 300

CPU2017 License: 9019

Test Date: Jun-2018

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Mar-2018

Base Compiler Invocation (Continued)

Benchmarks using Fortran, C, and C++:

```
icpc -m64icc -m64 -std=c11 ifort -m64
```

Base Portability Flags

```
503.bwaves_r: -DSPEC_LP64
507.cactusBSSN_r: -DSPEC_LP64
508.namd_r: -DSPEC_LP64
510.parest_r: -DSPEC_LP64
511.povray_r: -DSPEC_LP64
519.lbm_r: -DSPEC_LP64
521.wrf_r: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
526.blender_r: -DSPEC_LP64 -DSPEC_LINUX -funsigned-char
527.cam4_r: -DSPEC_LP64 -DSPEC_CASE_FLAG
538.imagick_r: -DSPEC_LP64
544.nab_r: -DSPEC_LP64
549.fotonik3d_r: -DSPEC_LP64
554.roms_r: -DSPEC_LP64
```

Base Optimization Flags

C benchmarks:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3
```

C++ benchmarks:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3
```

Fortran benchmarks:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte
```

Benchmarks using both Fortran and C:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte
```

Benchmarks using both C and C++:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3
```

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 5120,
2.20 GHz)

SPECrate®2017_fp_base = 297

SPECrate®2017_fp_peak = 300

CPU2017 License: 9019

Test Date: Jun-2018

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Mar-2018

Base Optimization Flags (Continued)

Benchmarks using Fortran, C, and C++:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte
```

Peak Compiler Invocation

C benchmarks:

```
icc -m64 -std=c11
```

C++ benchmarks:

```
icpc -m64
```

Fortran benchmarks:

```
ifort -m64
```

Benchmarks using both Fortran and C:

```
ifort -m64 icc -m64 -std=c11
```

Benchmarks using both C and C++:

```
icpc -m64 icc -m64 -std=c11
```

Benchmarks using Fortran, C, and C++:

```
icpc -m64 icc -m64 -std=c11 ifort -m64
```

Peak Portability Flags

Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:

```
519.lbm_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3
```

```
538.imagick_r: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=3
```

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 5120,
2.20 GHz)

SPECCrate®2017_fp_base = 297

SPECCrate®2017_fp_peak = 300

CPU2017 License: 9019

Test Date: Jun-2018

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Mar-2018

Peak Optimization Flags (Continued)

544.nab_r: Same as 519.lbm_r

C++ benchmarks:

```
-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3
```

Fortran benchmarks:

```
503.bwaves_r: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=3  
-nostandard-realloc-lhs -align array32byte
```

549.fotonik3d_r: Same as 503.bwaves_r

```
554.roms_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs  
-align array32byte
```

Benchmarks using both Fortran and C:

```
-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte
```

Benchmarks using both C and C++:

```
-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3
```

Benchmarks using Fortran, C, and C++:

```
-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte
```

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.2018-06-13.html>
<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.2018-06-13.xml>
<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.xml>



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 5120,
2.20 GHz)

SPECrate®2017_fp_base = 297

SPECrate®2017_fp_peak = 300

CPU2017 License: 9019

Test Date: Jun-2018

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Mar-2018

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.0.2 on 2018-06-06 18:22:59-0400.

Report generated on 2019-12-13 18:57:50 by CPU2017 PDF formatter v6255.

Originally published on 2018-06-26.