



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6138, 2.00 GHz)

SPECrate®2017\_int\_base = 189

SPECrate®2017\_int\_peak = 199

CPU2017 License: 9019


Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: May-2018

Hardware Availability: Aug-2017

Software Availability: Mar-2018



### Hardware

CPU Name: Intel Xeon Gold 6138  
 Max MHz: 3700  
 Nominal: 2000  
 Enabled: 40 cores, 2 chips, 2 threads/core  
 Orderable: 1,2 Chips  
 Cache L1: 32 KB I + 32 KB D on chip per core  
 L2: 1 MB I+D on chip per core  
 L3: 27.5 MB I+D on chip per chip  
 Other: None  
 Memory: 384 GB (24 x 16 GB 2Rx4 PC4-2666V-R)  
 Storage: 1 x 240 GB M.2 SATA SSD  
 Other: None

### Software

OS: SUSE Linux Enterprise Server 12 SP2 (x86\_64) 4.4.103-92.56-default  
 Compiler: C/C++: Version 18.0.2.199 of Intel C/C++ Compiler for Linux;  
 Fortran: Version 18.0.2.199 of Intel Fortran Compiler for Linux  
 Parallel: No  
 Firmware: Version 3.2.3c released Mar-2018  
 File System: xfs  
 System State: Run level 3 (multi-user)  
 Base Pointers: 64-bit  
 Peak Pointers: 32/64-bit  
 Other: jemalloc: jemalloc memory allocator library V5.0.1;  
 Power Management: --



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6138, 2.00 GHz)

SPECrate®2017\_int\_base = 189

SPECrate®2017\_int\_peak = 199

CPU2017 License: 9019  
Test Sponsor: Cisco Systems  
Tested by: Cisco Systems

Test Date: May-2018  
Hardware Availability: Aug-2017  
Software Availability: Mar-2018

## Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
500.perlbench_r	80	848	150	<b>850</b>	<b>150</b>	852	149	80	713	179	<b>714</b>	<b>178</b>	718	177
502.gcc_r	80	696	163	<b>703</b>	<b>161</b>	705	161	80	<b>578</b>	<b>196</b>	579	196	578	196
505.mcf_r	80	569	227	<b>579</b>	<b>223</b>	579	223	80	583	222	<b>584</b>	<b>221</b>	584	221
520.omnetpp_r	80	837	125	<b>838</b>	<b>125</b>	845	124	80	902	116	899	117	<b>900</b>	<b>117</b>
523.xalancbmk_r	80	484	175	489	173	<b>486</b>	<b>174</b>	80	395	214	<b>396</b>	<b>213</b>	396	213
525.x264_r	80	372	377	<b>371</b>	<b>378</b>	370	378	80	356	393	355	394	<b>356</b>	<b>394</b>
531.deepsjeng_r	80	548	167	<b>551</b>	<b>166</b>	551	166	80	556	165	552	166	<b>556</b>	<b>165</b>
541.leela_r	80	828	160	817	162	<b>818</b>	<b>162</b>	80	<b>813</b>	<b>163</b>	800	166	814	163
548.exchange2_r	80	573	366	572	366	<b>573</b>	<b>366</b>	80	<b>572</b>	<b>367</b>	571	367	572	366
557.xz_r	80	656	132	<b>657</b>	<b>131</b>	658	131	80	667	130	664	130	<b>664</b>	<b>130</b>

SPECrate®2017\_int\_base = **189**

SPECrate®2017\_int\_peak = **199**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The taskset mechanism was used to bind copies to processors. The config file option 'submit' was used to generate taskset commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## General Notes

Environment variables set by runcpu before the start of the run:

LD\_LIBRARY\_PATH = "/home/cpu2017/lib/ia32:/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-32:/home/cpu2017/je5.0.1-64"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM  
memory using Redhat Enterprise Linux 7.4  
Transparent Huge Pages enabled by default  
Prior to runcpu invocation

Filesystem page cache synced and cleared with:

```
sync; echo 3> /proc/sys/vm/drop_caches
```

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6138, 2.00 GHz)

SPECrate®2017\_int\_base = 189

SPECrate®2017\_int\_peak = 199

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** May-2018  
**Hardware Availability:** Aug-2017  
**Software Availability:** Mar-2018

### General Notes (Continued)

jemalloc: configured and built at default for 32bit (i686) and 64bit (x86\_64) targets;  
jemalloc: built with the RedHat Enterprise 7.4, and the system compiler gcc 4.8.5;  
jemalloc: sources available from jemalloc.net or <https://github.com/jemalloc/jemalloc/releases>

### Platform Notes

BIOS Settings:  
Intel HyperThreading Technology set to Enabled  
CPU performance set to Enterprise  
Power Performance Tuning set to OS Controls  
SNC set to Enabled  
IMC Interleaving set to 1-way Interleave  
Patrol Scrub set to Disabled  
Sysinfo program /home/cpu2017/bin/sysinfo  
Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618bcc091c0f  
running on linux-qc7k Wed May 23 23:21:45 2018

SUT (System Under Test) info as seen by some common utilities.  
For more information on this section, see <https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo  
model name : Intel(R) Xeon(R) Gold 6138 CPU @ 2.00GHz  
2 "physical id"s (chips)  
80 "processors"  
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)  
cpu cores : 20  
siblings : 40  
physical 0: cores 0 1 2 3 4 8 9 10 11 12 16 17 18 19 20 24 25 26 27 28  
physical 1: cores 0 1 2 3 4 8 9 10 11 12 16 17 18 19 20 24 25 26 27 28

From lscpu:  
Architecture: x86\_64  
CPU op-mode(s): 32-bit, 64-bit  
Byte Order: Little Endian  
CPU(s): 80  
On-line CPU(s) list: 0-79  
Thread(s) per core: 2  
Core(s) per socket: 20  
Socket(s): 2  
NUMA node(s): 4  
Vendor ID: GenuineIntel

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6138, 2.00 GHz)

SPECrate®2017\_int\_base = 189

SPECrate®2017\_int\_peak = 199

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** May-2018  
**Hardware Availability:** Aug-2017  
**Software Availability:** Mar-2018

### Platform Notes (Continued)

```

CPU family:          6
Model:              85
Model name:         Intel(R) Xeon(R) Gold 6138 CPU @ 2.00GHz
Stepping:          4
CPU MHz:            3166.859
CPU max MHz:        3700.0000
CPU min MHz:        1000.0000
BogoMIPS:           4000.00
Virtualization:     VT-x
L1d cache:          32K
L1i cache:          32K
L2 cache:           1024K
L3 cache:           28160K
NUMA node0 CPU(s): 0-2,5,6,10-12,15,16,40-42,45,46,50-52,55,56
NUMA node1 CPU(s): 3,4,7-9,13,14,17-19,43,44,47-49,53,54,57-59
NUMA node2 CPU(s): 20-22,25,26,30-32,35,36,60-62,65,66,70-72,75,76
NUMA node3 CPU(s): 23,24,27-29,33,34,37-39,63,64,67-69,73,74,77-79
Flags:              fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc
aperfperf eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg
fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes
xsave avx f16c rdrand lahf_lm abm 3dnowprefetch ida arat epb invpcid_single pln pts
dtherm hwp hwp_act_window hwp_epp hwp_pkg_req intel_pt spec_ctrl kaiser tpr_shadow
vnmi flexpriority ept vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid
rtm cqm mpx avx512f avx512dq rdseed adx smap clflushopt clwb avx512cd avx512bw
avx512vl xsaveopt xsavec xgetbv1 cqm_llc cqm_occup_llc

```

```
/proc/cpuinfo cache data
cache size : 28160 KB
```

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.

```

available: 4 nodes (0-3)
node 0 cpus: 0 1 2 5 6 10 11 12 15 16 40 41 42 45 46 50 51 52 55 56
node 0 size: 95320 MB
node 0 free: 91231 MB
node 1 cpus: 3 4 7 8 9 13 14 17 18 19 43 44 47 48 49 53 54 57 58 59
node 1 size: 96753 MB
node 1 free: 92544 MB
node 2 cpus: 20 21 22 25 26 30 31 32 35 36 60 61 62 65 66 70 71 72 75 76
node 2 size: 96753 MB
node 2 free: 92536 MB
node 3 cpus: 23 24 27 28 29 33 34 37 38 39 63 64 67 68 69 73 74 77 78 79
node 3 size: 96750 MB
node 3 free: 92531 MB
node distances:

```

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6138, 2.00 GHz)

SPECrate®2017\_int\_base = 189

SPECrate®2017\_int\_peak = 199

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** May-2018  
**Hardware Availability:** Aug-2017  
**Software Availability:** Mar-2018

### Platform Notes (Continued)

node	0	1	2	3
0:	10	11	21	21
1:	11	10	21	21
2:	21	21	10	11
3:	21	21	11	10

From /proc/meminfo

MemTotal: 394831768 kB  
HugePages\_Total: 0  
Hugepagesize: 2048 kB

From /etc/\*release\* /etc/\*version\*

SuSE-release:  
SUSE Linux Enterprise Server 12 (x86\_64)  
VERSION = 12  
PATCHLEVEL = 2  
# This file is deprecated and will be removed in a future service pack or release.  
# Please check /etc/os-release for details about this release.

os-release:  
NAME="SLES"  
VERSION="12-SP2"  
VERSION\_ID="12.2"  
PRETTY\_NAME="SUSE Linux Enterprise Server 12 SP2"  
ID="sles"  
ANSI\_COLOR="0;32"  
CPE\_NAME="cpe:/o:suse:sles:12:sp2"

uname -a:

Linux linux-qc7k 4.4.103-92.56-default #1 SMP Wed Dec 27 16:24:31 UTC 2017 (2fd2155)  
x86\_64 x86\_64 x86\_64 GNU/Linux

run-level 3 Jan 1 05:46

SPEC is set to: /home/cpu2017

Filesystem	Type	Size	Used	Avail	Use%	Mounted on
/dev/sdal	xfs	224G	78G	146G	35%	/

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. B200M5.3.2.3c.0.0307181316 03/07/2018

Memory:

24x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666

(End of data from sysinfo program)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6138, 2.00 GHz)

SPECrate®2017\_int\_base = 189

SPECrate®2017\_int\_peak = 199

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** May-2018  
**Hardware Availability:** Aug-2017  
**Software Availability:** Mar-2018

### Compiler Version Notes

=====  
C | 500.perlbench\_r(base, peak) 502.gcc\_r(base, peak) 505.mcf\_r(base, peak) 525.x264\_r(base, peak) 557.xz\_r(base, peak)  
=====

icc (ICC) 18.0.2 20180210  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.  
=====

=====  
C++ | 520.omnetpp\_r(base, peak) 523.xalancbmk\_r(base, peak) 531.deepsjeng\_r(base, peak) 541.leela\_r(base, peak)  
=====

icpc (ICC) 18.0.2 20180210  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.  
=====

=====  
Fortran | 548.exchange2\_r(base, peak)  
=====

ifort (IFORT) 18.0.2 20180210  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.  
=====

### Base Compiler Invocation

C benchmarks:  
icc -m64 -std=c11

C++ benchmarks:  
icpc -m64

Fortran benchmarks:  
ifort -m64

### Base Portability Flags

500.perlbench\_r: -DSPEC\_LP64 -DSPEC\_LINUX\_X64  
502.gcc\_r: -DSPEC\_LP64  
505.mcf\_r: -DSPEC\_LP64  
520.omnetpp\_r: -DSPEC\_LP64  
523.xalancbmk\_r: -DSPEC\_LP64 -DSPEC\_LINUX  
525.x264\_r: -DSPEC\_LP64  
531.deepsjeng\_r: -DSPEC\_LP64

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6138, 2.00 GHz)

SPECrate®2017\_int\_base = 189

SPECrate®2017\_int\_peak = 199

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: May-2018

Hardware Availability: Aug-2017

Software Availability: Mar-2018

## Base Portability Flags (Continued)

541.leela\_r: -DSPEC\_LP64  
548.exchange2\_r: -DSPEC\_LP64  
557.xz\_r: -DSPEC\_LP64

## Base Optimization Flags

C benchmarks:

-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=3 -L/home/cpu2017/je5.0.1-64/ -ljemalloc

C++ benchmarks:

-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=3 -L/home/cpu2017/je5.0.1-64/ -ljemalloc

Fortran benchmarks:

-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte  
-L/home/cpu2017/je5.0.1-64/ -ljemalloc

## Peak Compiler Invocation

C benchmarks (except as noted below):

icc -m64 -std=c11

502.gcc\_r: icc -m32 -std=c11 -L/opt/intel/compilers\_and\_libraries\_2018/linux/lib/ia32

C++ benchmarks (except as noted below):

icpc -m64

523.xalancbmk\_r: icpc -m32 -L/opt/intel/compilers\_and\_libraries\_2018/linux/lib/ia32

Fortran benchmarks:

ifort -m64

## Peak Portability Flags

500.perlbench\_r: -DSPEC\_LP64 -DSPEC\_LINUX\_X64  
502.gcc\_r: -D\_FILE\_OFFSET\_BITS=64  
505.mcf\_r: -DSPEC\_LP64

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6138,  
2.00 GHz)

SPECrate®2017\_int\_base = 189

SPECrate®2017\_int\_peak = 199

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** May-2018

**Hardware Availability:** Aug-2017

**Software Availability:** Mar-2018

## Peak Portability Flags (Continued)

520.omnetpp\_r: -DSPEC\_LP64  
523.xalancbmk\_r: -D\_FILE\_OFFSET\_BITS=64 -DSPEC\_LINUX  
525.x264\_r: -DSPEC\_LP64  
531.deepsjeng\_r: -DSPEC\_LP64  
541.leela\_r: -DSPEC\_LP64  
548.exchange2\_r: -DSPEC\_LP64  
557.xz\_r: -DSPEC\_LP64

## Peak Optimization Flags

C benchmarks:

500.perlbench\_r: -w1, -z, muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo  
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3  
-fno-strict-overflow -L/home/cpu2017/je5.0.1-64/  
-ljemalloc

502.gcc\_r: -w1, -z, muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo  
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3  
-L/home/cpu2017/je5.0.1-32/ -ljemalloc

505.mcf\_r: -w1, -z, muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=3 -L/home/cpu2017/je5.0.1-64/  
-ljemalloc

525.x264\_r: -w1, -z, muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=3 -fno-alias  
-L/home/cpu2017/je5.0.1-64/ -ljemalloc

557.xz\_r: Same as 505.mcf\_r

C++ benchmarks:

520.omnetpp\_r: -w1, -z, muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo  
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3  
-L/home/cpu2017/je5.0.1-64/ -ljemalloc

523.xalancbmk\_r: -w1, -z, muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo  
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3  
-L/home/cpu2017/je5.0.1-32/ -ljemalloc

531.deepsjeng\_r: Same as 520.omnetpp\_r

(Continued on next page)





# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6138, 2.00 GHz)

SPECrate®2017\_int\_base = 189

SPECrate®2017\_int\_peak = 199

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** May-2018

**Hardware Availability:** Aug-2017

**Software Availability:** Mar-2018

## Peak Optimization Flags (Continued)

541.leela\_r: Same as 520.omnetpp\_r

Fortran benchmarks:

```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte
-L/home/cpu2017/je5.0.1-64/ -ljemalloc
```

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.2018-06-13.html>  
<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.2018-06-13.xml>  
<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.xml>

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.0.2 on 2018-05-23 23:21:45-0400.  
Report generated on 2019-12-13 17:52:38 by CPU2017 PDF formatter v6255.  
Originally published on 2018-06-12.