SPEC® CINT2006 Result

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Silver 4110, 2.10GHz)

SPECint®_rate2006 =   740

SPECint_rate_base2006 = 702

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Sep-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

SPECint_rate_base2006 = 702

SPECint_rate2006 = 740

Copies		
400.perlbench	32	606
	32	504
401.bzip2	32	324
	32	309
403.gcc	32	522
	32	522
429.mcf	32	1050
445.gobmk	32	429
	32	432
456.hmmer	32	1300
	32	1030
458.sjeng	32	483
	32	465
462.libquantum	32	7090
464.h264ref	32	815
	32	797
471.omnetpp	32	427
	32	387
473.astar	32	414
483.xalancbmk	32	907

Hardware

CPU Name:	Intel Xeon Silver 4110
CPU Characteristics:	Intel Turbo Boost Technology up to 3.00 GHz
CPU MHz:	2100
FPU:	Integrated
CPU(s) enabled:	16 cores, 2 chips, 8 cores/chip, 2 threads/core
CPU(s) orderable:	1,2 chips
Primary Cache:	32 KB I + 32 KB D on chip per core
Secondary Cache:	1 MB I+D on chip per core
L3 Cache:	11 MB I+D on chip per chip
Other Cache:	None
Memory:	384 GB (24 x 16 GB 2Rx4 PC4-2666V-R, running at 2400 MHz)
Disk Subsystem:	1 x 240 GB SSD SAS
Other Hardware:	None

Software

Operating System:	SUSE Linux Enterprise Server 12 SP2 (x86_64) 4.4.21-69-default
Compiler:	C/C++: Version 17.0.3.191 of Intel C/C++ Compiler for Linux
Auto Parallel:	Yes
File System:	xfs
System State:	Run level 3 (multi-user)
Base Pointers:	32-bit
Peak Pointers:	32/64-bit
Other Software:	Microquill SmartHeap V10.2

SPEC CINT2006 Result
Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Silver 4110, 2.10GHz)

SPECint_rate2006 =   740

SPECint_rate_base2006 = 702

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Sep-2017
Hardware Availability: Aug-2017
Software Availability: Apr-2017

Results Table

Benchmark	Base						Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	32	**620**	**504**	619	505	623	502	32	514	608	**516**	**606**	518	603
401.bzip2	32	994	311	1005	307	**1000**	**309**	32	955	324	**953**	**324**	952	324
403.gcc	32	495	520	494	522	**494**	**522**	32	491	525	**493**	**522**	494	522
429.mcf	32	**278**	**1050**	276	1060	279	1050	32	**278**	**1050**	276	1060	279	1050
445.gobmk	32	776	433	**776**	**432**	777	432	32	783	429	**783**	**429**	783	429
456.hmmer	32	**291**	**1030**	291	1030	291	1030	32	229	1310	229	1300	**229**	**1300**
458.sjeng	32	832	465	834	464	**833**	**465**	32	801	483	**802**	**483**	802	483
462.libquantum	32	93.7	7080	93.3	7110	**93.5**	**7090**	32	93.7	7080	93.3	7110	**93.5**	**7090**
464.h264ref	32	887	798	**889**	**797**	895	791	32	851	832	**869**	**815**	870	814
471.omnetpp	32	517	387	516	388	**517**	**387**	32	469	427	**469**	**427**	469	426
473.astar	32	**543**	**414**	540	416	545	412	32	**543**	**414**	540	416	545	412
483.xalancbmk	32	242	912	244	903	**243**	**907**	32	242	912	244	903	**243**	**907**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

   The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

   Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes

```
   BIOS Settings:
   Intel HyperThreading Technology set to Enabled
   CPU performance set to Enterprise
   Power Performance Tuning set to OS
   SNC set to Disabled
   IMC Interleaving set to 1-way Interleave
   Patrol Scrub set to Disabled
    Sysinfo program /home/cpu2006-1.2/config/sysinfo.rev6993
    Revision 6993 of 2015-11-06 (b5e8d4b4eb51ed28d7f98696cbe290c1)
    running on linux-omrt Sat Sep  2 22:56:22 2017

    This section contains SUT (System Under Test) info as seen by
    some common utilities.  To remove or add to this section, see:
      http://www.spec.org/cpu2006/Docs/config.html#sysinfo

    From /proc/cpuinfo
      model name : Intel(R) Xeon(R) Silver 4110 CPU @ 2.10GHz
```

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Silver 4110, 2.10GHz)

SPECint_rate2006 =   740

SPECint_rate_base2006 = 702

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Sep-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

Platform Notes (Continued)

```
    2 "physical id"s (chips)
    32 "processors"
 cores, siblings (Caution: counting these is hw and system dependent.  The
 following excerpts from /proc/cpuinfo might not be reliable.  Use with
 caution.)
    cpu cores : 8
    siblings  : 16
    physical 0: cores 0 1 2 3 4 5 6 7
    physical 1: cores 0 1 2 3 4 5 6 7
 cache size : 11264 KB

From /proc/meminfo
   MemTotal:      394864364 kB
   HugePages_Total:        0
   Hugepagesize:        2048 kB

/usr/bin/lsb_release -d
   SUSE Linux Enterprise Server 12 SP2

From /etc/*release* /etc/*version*
   SuSE-release:
      SUSE Linux Enterprise Server 12 (x86_64)
      VERSION = 12
      PATCHLEVEL = 2
      # This file is deprecated and will be removed in a future service pack or
      release.
      # Please check /etc/os-release for details about this release.
   os-release:
      NAME="SLES"
      VERSION="12-SP2"
      VERSION_ID="12.2"
      PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
      ID="sles"
      ANSI_COLOR="0;32"
      CPE_NAME="cpe:/o:suse:sles:12:sp2"

uname -a:
   Linux linux-omrt 4.4.21-69-default #1 SMP Tue Oct 25 10:58:20 UTC 2016
   (9464f67) x86_64 x86_64 x86_64 GNU/Linux

run-level 3 Sep 2 22:51

SPEC is set to: /home/cpu2006-1.2
   Filesystem     Type  Size  Used Avail Use% Mounted on
   /dev/sda3      xfs   182G   19G  163G  11% /home
Additional information from dmidecode:

   Warning: Use caution when you interpret this section. The 'dmidecode' program
   reads system data which is "intended to allow hardware to be accurately
   determined", but the intent may not be met, as there are frequent changes to
   hardware, firmware, and the "DMTF SMBIOS" standard.
```

SPEC CINT2006 Result
Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Silver 4110, 2.10GHz)

SPECint_rate2006 =   740

SPECint_rate_base2006 = 702

CPU2006 license:	9019	**Test date:**	Sep-2017
Test sponsor:	Cisco Systems	**Hardware Availability:**	Aug-2017
Tested by:	Cisco Systems	**Software Availability:**	Apr-2017

Platform Notes (Continued)

```
   BIOS Cisco Systems, Inc. C240M5.3.1.1d.0.0615170707 06/15/2017
   Memory:
    24x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666 MHz, configured at 2400 MHz

  (End of data from sysinfo program)
```

General Notes

```
Environment variables set by runspec before the start of the run:
LD_LIBRARY_PATH = "/home/cpu2006-1.2/lib/ia32:/home/cpu2006-1.2/lib/intel64:/home/cpu2006-1.2/sh10.2"

 Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM
 memory using Redhat Enterprise Linux 7.2
 Transparent Huge Pages enabled with:
 echo always > /sys/kernel/mm/transparent_hugepage/enabled
 Filesystem page cache cleared with:
 shell invocation of 'sync; echo 3 > /proc/sys/vm/drop_caches' prior to run
 runspec command invoked through numactl i.e.:
 numactl --interleave=all runspec <etc>
```

Base Compiler Invocation

C benchmarks:

```
    icc -m32 -L/opt/intel/compilers_and_libraries_2017/linux/lib/ia32
```

C++ benchmarks:

```
    icpc -m32 -L/opt/intel/compilers_and_libraries_2017/linux/lib/ia32
```

Base Portability Flags

```
    400.perlbench: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX_IA32
       401.bzip2: -D_FILE_OFFSET_BITS=64
         403.gcc: -D_FILE_OFFSET_BITS=64
         429.mcf: -D_FILE_OFFSET_BITS=64
       445.gobmk: -D_FILE_OFFSET_BITS=64
       456.hmmer: -D_FILE_OFFSET_BITS=64
       458.sjeng: -D_FILE_OFFSET_BITS=64
   462.libquantum: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX
     464.h264ref: -D_FILE_OFFSET_BITS=64
     471.omnetpp: -D_FILE_OFFSET_BITS=64
       473.astar: -D_FILE_OFFSET_BITS=64
   483.xalancbmk: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX
```

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Silver 4110, 2.10GHz)

SPECint_rate2006 =   740

SPECint_rate_base2006 = 702

CPU2006 license: 9019		**Test date:**	Sep-2017
Test sponsor: Cisco Systems		**Hardware Availability:**	Aug-2017
Tested by: Cisco Systems		**Software Availability:**	Apr-2017

Base Optimization Flags

C benchmarks:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch
-qopt-mem-layout-trans=3
```

C++ benchmarks:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch
-qopt-mem-layout-trans=3 -Wl,-z,muldefs -L/sh10.2 -lsmartheap
```

Base Other Flags

C benchmarks:

403.gcc: `-Dalloca=_alloca`

Peak Compiler Invocation

C benchmarks (except as noted below):
```
icc -m32 -L/opt/intel/compilers_and_libraries_2017/linux/lib/ia32
```

400.perlbench: `icc -m64`

401.bzip2: `icc -m64`

456.hmmer: `icc -m64`

458.sjeng: `icc -m64`

C++ benchmarks:
```
icpc -m32 -L/opt/intel/compilers_and_libraries_2017/linux/lib/ia32
```

Peak Portability Flags

400.perlbench: `-DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64`
401.bzip2: `-DSPEC_CPU_LP64`
403.gcc: `-D_FILE_OFFSET_BITS=64`
429.mcf: `-D_FILE_OFFSET_BITS=64`
445.gobmk: `-D_FILE_OFFSET_BITS=64`
456.hmmer: `-DSPEC_CPU_LP64`
458.sjeng: `-DSPEC_CPU_LP64`
462.libquantum: `-D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX`
464.h264ref: `-D_FILE_OFFSET_BITS=64`
471.omnetpp: `-D_FILE_OFFSET_BITS=64`
473.astar: `-D_FILE_OFFSET_BITS=64`

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Silver 4110, 2.10GHz)

SPECint_rate2006 =   740

SPECint_rate_base2006 = 702

CPU2006 license:	9019	**Test date:**	Sep-2017
Test sponsor:	Cisco Systems	**Hardware Availability:**	Aug-2017
Tested by:	Cisco Systems	**Software Availability:**	Apr-2017

Peak Portability Flags (Continued)

483.xalancbmk: `-D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX`

Peak Optimization Flags

C benchmarks:

400.perlbench: `-prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)`
`-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)`
`-no-prec-div(pass 2) -auto-ilp32 -qopt-mem-layout-trans=3`

401.bzip2: `-prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)`
`-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)`
`-no-prec-div(pass 2) -qopt-prefetch -auto-ilp32`
`-qopt-mem-layout-trans=3`

403.gcc: `-xCORE-AVX2 -ipo -O3 -no-prec-div`
`-qopt-mem-layout-trans=3`

429.mcf: `basepeak = yes`

445.gobmk: `-prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)`
`-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)`
`-no-prec-div(pass 2) -qopt-mem-layout-trans=3`

456.hmmer: `-xCORE-AVX2 -ipo -O3 -no-prec-div -unroll2 -auto-ilp32`
`-qopt-mem-layout-trans=3`

458.sjeng: `-prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)`
`-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)`
`-no-prec-div(pass 2) -unroll4 -auto-ilp32`
`-qopt-mem-layout-trans=3`

462.libquantum: `basepeak = yes`

464.h264ref: `-prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)`
`-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)`
`-no-prec-div(pass 2) -unroll2 -qopt-mem-layout-trans=3`

C++ benchmarks:

471.omnetpp: `-prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)`
`-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)`
`-no-prec-div(pass 2)`
`-qopt-ra-region-strategy=block`
`-qopt-mem-layout-trans=3 -Wl,-z,muldefs`
`-L/sh10.2 -lsmartheap`

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Silver 4110, 2.10GHz)

SPECint_rate2006 =   740

SPECint_rate_base2006 = 702

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Sep-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

Peak Optimization Flags (Continued)

473.astar: basepeak = yes

483.xalancbmk: basepeak = yes

Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

The flags files that were used to format this result can be browsed at
http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.html
http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.html

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.xml
http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.xml

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.
Report generated on Wed Sep 20 11:03:38 2017 by SPEC CPU2006 PS/PDF formatter v6932.
Originally published on 19 September 2017.