



SPEC® CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B460 M4 (Intel Xeon E7-4850 v4 2.10 GHz)

SPECint®_rate2006 = 2410

SPECint_rate_base2006 = 2310

CPU2006 license: 9019


Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: May-2017

Hardware Availability: Apr-2016

Software Availability: Sep-2016



Hardware

CPU Name: Intel Xeon E7-4850 v4
CPU Characteristics: Intel Turbo Boost Technology up to 2.80 GHz
CPU MHz: 2100
FPU: Integrated
CPU(s) enabled: 64 cores, 4 chips, 16 cores/chip, 2 threads/core
CPU(s) orderable: 2,4 chips
Primary Cache: 32 KB I + 32 KB D on chip per core
Secondary Cache: 256 KB I+D on chip per core
L3 Cache: 40 MB I+D on chip per chip
Other Cache: None
Memory: 1 TB (32 x 32 GB 2Rx4 PC4-2133P-R, running at 1333 MHz)
Disk Subsystem: 1 x 400 GB SAS SSD
Other Hardware: None

Software

Operating System: SUSE Linux Enterprise Server 12 SP1 (x86_64) 3.12.49-11-default
Compiler: C/C++: Version 17.0.0.098 of Intel C/C++ Compiler for Linux
Auto Parallel: No
File System: xfs
System State: Run level 3 (multi-user)
Base Pointers: 32-bit
Peak Pointers: 32/64-bit
Other Software: Microquill SmartHeap V10.2



SPEC CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B460 M4 (Intel Xeon E7-4850 v4 2.10 GHz)

SPECint_rate2006 = 2410

SPECint_rate_base2006 = 2310

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: May-2017
Hardware Availability: Apr-2016
Software Availability: Sep-2016

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	128	702	1780	704	1780	703	1780	128	601	2080	599	2090	600	2090
401.bzip2	128	1133	1090	1127	1100	1135	1090	128	1088	1130	1084	1140	1085	1140
403.gcc	128	617	1670	618	1670	617	1670	128	613	1680	618	1670	613	1680
429.mcf	128	402	2910	405	2880	402	2900	128	402	2910	405	2880	402	2900
445.gobmk	128	818	1640	818	1640	818	1640	128	813	1650	813	1650	813	1650
456.hammer	128	341	3510	341	3510	339	3520	128	303	3940	302	3950	302	3950
458.sjeng	128	922	1680	922	1680	921	1680	128	868	1780	868	1780	869	1780
462.libquantum	128	109	24300	109	24300	109	24300	128	109	24300	109	24300	109	24300
464.h264ref	128	937	3020	934	3030	937	3020	128	919	3080	909	3120	912	3110
471.omnetpp	128	801	998	802	997	803	997	128	752	1060	755	1060	752	1060
473.astar	128	685	1310	685	1310	687	1310	128	685	1310	685	1310	687	1310
483.xalancbmk	128	335	2630	334	2640	334	2650	128	335	2630	334	2640	334	2650

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes

BIOS Settings:
CPU performance set to Enterprise
Power Technology set to Energy Efficient
Energy Performance set to Balanced Performance
Memory RAS configuration set to Maximum Performance
Memory Power Saving Mode set to Disabled
QPI Snoop Mode set to Cluster-on-Die
Sysinfo program /opt/cpu2006-1.2/config/sysinfo.rev6993
Revision 6993 of 2015-11-06 (b5e8d4b4eb51ed28d7f98696cbe290c1)
running on linux-3y2r Tue May 2 15:07:10 2017

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:
<http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

From /proc/cpuinfo
model name : Intel(R) Xeon(R) CPU E7-4850 v4 @ 2.10GHz
Continued on next page



SPEC CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B460 M4 (Intel Xeon E7-4850 v4 2.10 GHz)

SPECint_rate2006 = 2410

SPECint_rate_base2006 = 2310

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: May-2017
Hardware Availability: Apr-2016
Software Availability: Sep-2016

Platform Notes (Continued)

```

4 "physical id"s (chips)
128 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The
following excerpts from /proc/cpuinfo might not be reliable. Use with
caution.)
cpu cores : 16
siblings  : 32
physical 0: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
physical 1: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
physical 2: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
physical 3: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
cache size : 20480 KB

```

```

From /proc/meminfo
MemTotal:      1058500964 kB
HugePages_Total:      0
Hugepagesize:    2048 kB

```

```

From /etc/*release* /etc/*version*
SuSE-release:
SUSE Linux Enterprise Server 12 (x86_64)
VERSION = 12
PATCHLEVEL = 1
# This file is deprecated and will be removed in a future service pack or
release.
# Please check /etc/os-release for details about this release.
os-release:
NAME="SLES"
VERSION="12-SP1"
VERSION_ID="12.1"
PRETTY_NAME="SUSE Linux Enterprise Server 12 SP1"
ID="sles"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:12:sp1"

```

```

uname -a:
Linux linux-3y2r 3.12.49-11-default #1 SMP Wed Nov 11 20:52:43 UTC 2015
(8d714a0) x86_64 x86_64 x86_64 GNU/Linux

```

run-level 3 Jan 1 06:01

```

SPEC is set to: /opt/cpu2006-1.2
Filesystem      Type  Size  Used Avail Use% Mounted on
/dev/sdal       xfs   373G   23G  350G   7% /

```

Additional information from dmidecode:

Warning: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. EXM4.3.1.2c.0.080220161434 08/02/2016
Continued on next page



SPEC CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B460 M4 (Intel Xeon E7-4850 v4 2.10 GHz)

SPECint_rate2006 = 2410

SPECint_rate_base2006 = 2310

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: May-2017
Hardware Availability: Apr-2016
Software Availability: Sep-2016

Platform Notes (Continued)

Memory:
32x 0xCE00 M393A4K40BB0-CPB 32 GB 2 rank 2133 MHz, configured at 1333 MHz
64x NO DIMM NO DIMM 2400 MHz

(End of data from sysinfo program)

General Notes

Environment variables set by runspec before the start of the run:
LD_LIBRARY_PATH = "/opt/cpu2006-1.2/libs/32:/opt/cpu2006-1.2/libs/64:/opt/cpu2006-1.2/sh10.2"

Binaries compiled on a system with 1x Intel Core i7-4790K CPU + 32GB RAM
memory using Redhat Enterprise Linux 7.2
Transparent Huge Pages enabled with:
echo always > /sys/kernel/mm/transparent_hugepage/enabled
Filesystem page cache cleared with:
echo 1> /proc/sys/vm/drop_caches
runspec command invoked through numactl i.e.:
numactl --interleave=all runspec <etc>

Base Compiler Invocation

C benchmarks:
icc -m32 -L/opt/intel/compilers_and_libraries_2017/linux/lib/ia32

C++ benchmarks:
icpc -m32 -L/opt/intel/compilers_and_libraries_2017/linux/lib/ia32

Base Portability Flags

400.perlbench: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX_IA32
401.bzip2: -D_FILE_OFFSET_BITS=64
403.gcc: -D_FILE_OFFSET_BITS=64
429.mcf: -D_FILE_OFFSET_BITS=64
445.gobmk: -D_FILE_OFFSET_BITS=64
456.hmmer: -D_FILE_OFFSET_BITS=64
458.sjeng: -D_FILE_OFFSET_BITS=64
462.libquantum: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX
464.h264ref: -D_FILE_OFFSET_BITS=64
471.omnetpp: -D_FILE_OFFSET_BITS=64
473.astar: -D_FILE_OFFSET_BITS=64
483.xalancbmk: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX



SPEC CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B460 M4 (Intel Xeon E7-4850 v4 2.10 GHz)

SPECint_rate2006 = 2410

SPECint_rate_base2006 = 2310

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: May-2017
Hardware Availability: Apr-2016
Software Availability: Sep-2016

Base Optimization Flags

C benchmarks:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch
-qopt-mem-layout-trans=3
```

C++ benchmarks:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch
-qopt-mem-layout-trans=3 -Wl,-z,muldefs -L/sh10.2 -lsmartheap
```

Base Other Flags

C benchmarks:

```
403.gcc: -Dalloca=_alloca
```

Peak Compiler Invocation

C benchmarks (except as noted below):

```
icc -m32 -L/opt/intel/compilers_and_libraries_2017/linux/lib/ia32
```

```
400.perlbench: icc -m64
```

```
401.bzip2: icc -m64
```

```
456.hmmer: icc -m64
```

```
458.sjeng: icc -m64
```

C++ benchmarks:

```
icpc -m32 -L/opt/intel/compilers_and_libraries_2017/linux/lib/ia32
```

Peak Portability Flags

```
400.perlbench: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64
```

```
401.bzip2: -DSPEC_CPU_LP64
```

```
403.gcc: -D_FILE_OFFSET_BITS=64
```

```
429.mcf: -D_FILE_OFFSET_BITS=64
```

```
445.gobmk: -D_FILE_OFFSET_BITS=64
```

```
456.hmmer: -DSPEC_CPU_LP64
```

```
458.sjeng: -DSPEC_CPU_LP64
```

```
462.libquantum: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX
```

```
464.h264ref: -D_FILE_OFFSET_BITS=64
```

```
471.omnetpp: -D_FILE_OFFSET_BITS=64
```

```
473.astar: -D_FILE_OFFSET_BITS=64
```

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B460 M4 (Intel Xeon E7-4850 v4 2.10 GHz)

SPECint_rate2006 = 2410

SPECint_rate_base2006 = 2310

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: May-2017
Hardware Availability: Apr-2016
Software Availability: Sep-2016

Peak Portability Flags (Continued)

483.xalanbmk: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX

Peak Optimization Flags

C benchmarks:

400.perlbench: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -auto-ilp32 -qopt-mem-layout-trans=3

401.bzip2: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -qopt-prefetch -auto-ilp32
-qopt-mem-layout-trans=3

403.gcc: -xCORE-AVX2 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3

429.mcf: basepeak = yes

445.gobmk: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -qopt-mem-layout-trans=3

456.hmmmer: -xCORE-AVX2 -ipo -O3 -no-prec-div -unroll2 -auto-ilp32
-qopt-mem-layout-trans=3

458.sjeng: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -unroll4 -auto-ilp32
-qopt-mem-layout-trans=3

462.libquantum: basepeak = yes

464.h264ref: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -unroll2 -qopt-mem-layout-trans=3

C++ benchmarks:

471.omnetpp: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2)
-qopt-ra-region-strategy=block
-qopt-mem-layout-trans=3 -Wl,-z,muldefs
-L/sh10.2 -lsmartheap

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B460 M4 (Intel Xeon E7-4850 v4 2.10 GHz)

SPECint_rate2006 = 2410

SPECint_rate_base2006 = 2310

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: May-2017

Hardware Availability: Apr-2016

Software Availability: Sep-2016

Peak Optimization Flags (Continued)

473.astar: basepeak = yes

483.xalancbmk: basepeak = yes

Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64.html>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revD.20170404.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64.xml>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revD.20170404.xml>

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.

Report generated on Tue May 30 15:32:07 2017 by SPEC CPU2006 PS/PDF formatter v6932.

Originally published on 30 May 2017.