



SPEC® CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Dell Inc.

SPECint®_rate2006 = 443

PowerEdge M520 (Intel Xeon E5-2450L, 1.80 GHz)

SPECint_rate_base2006 = 424

CPU2006 license: 55


Test date: Mar-2012

Test sponsor: Dell Inc.

Hardware Availability: May-2012

Tested by: Dell Inc.

Software Availability: Feb-2012



Hardware

CPU Name: Intel Xeon E5-2450L
 CPU Characteristics: Intel Turbo Boost Technology up to 2.30 GHz
 CPU MHz: 1800
 FPU: Integrated
 CPU(s) enabled: 16 cores, 2 chips, 8 cores/chip, 2 threads/core
 CPU(s) orderable: 1,2 chip
 Primary Cache: 32 KB I + 32 KB D on chip per core
 Secondary Cache: 256 KB I+D on chip per core
 L3 Cache: 20 MB I+D on chip per chip
 Other Cache: None
 Memory: 96 GB (12 x 8 GB 2Rx4 PC3-12800R-11, ECC)
 Disk Subsystem: 1 x 900 GB 10000 RPM SAS
 Other Hardware: None

Software

Operating System: SUSE Linux Enterprise Server 11 SP2 (x86_64) 3.0.13-0.27-default
 Compiler: C/C++; Version 12.1.0.225 of Intel C++ Studio XE for Linux
 Auto Parallel: No
 File System: ext3
 System State: Run level 3 (add definition here)
 Base Pointers: 32-bit
 Peak Pointers: 32/64-bit
 Other Software: Microquill SmartHeap V9.01



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Dell Inc.

SPECint_rate2006 = 443

PowerEdge M520 (Intel Xeon E5-2450L, 1.80 GHz)

SPECint_rate_base2006 = 424

CPU2006 license: 55

Test date: Mar-2012

Test sponsor: Dell Inc.

Hardware Availability: May-2012

Tested by: Dell Inc.

Software Availability: Feb-2012

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	32	995	314	998	313	<u>997</u>	<u>313</u>	32	<u>828</u>	<u>378</u>	829	377	827	378
401.bzip2	32	1274	242	<u>1283</u>	<u>241</u>	1287	240	32	1248	247	<u>1240</u>	<u>249</u>	1239	249
403.gcc	32	754	342	<u>755</u>	<u>341</u>	756	341	32	754	342	758	340	<u>756</u>	<u>341</u>
429.mcf	32	429	681	427	683	<u>428</u>	<u>682</u>	32	429	681	427	683	<u>428</u>	<u>682</u>
445.gobmk	32	1062	316	1066	315	<u>1063</u>	<u>316</u>	32	1041	322	1043	322	<u>1043</u>	<u>322</u>
456.hammer	32	<u>560</u>	<u>533</u>	559	534	562	531	32	469	636	<u>470</u>	<u>635</u>	471	633
458.sjeng	32	1229	315	1232	314	<u>1230</u>	<u>315</u>	32	1184	327	<u>1184</u>	<u>327</u>	1182	328
462.libquantum	32	<u>261</u>	<u>2540</u>	261	2540	261	2540	32	<u>261</u>	<u>2540</u>	261	2540	261	2540
464.h264ref	32	<u>1327</u>	<u>534</u>	1324	535	1335	530	32	1301	544	1328	533	<u>1322</u>	<u>536</u>
471.omnetpp	32	<u>744</u>	<u>269</u>	743	269	745	269	32	<u>702</u>	<u>285</u>	701	285	702	285
473.astar	32	888	253	<u>886</u>	<u>253</u>	885	254	32	888	253	<u>886</u>	<u>253</u>	885	254
483.xalancbmk	32	556	397	<u>558</u>	<u>395</u>	560	394	32	556	397	<u>558</u>	<u>395</u>	560	394

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes

CPU Power Management set to Maximum Performance
Memory Frequency set to Maximum Performance
Turbo Boost set to Enabled
C States/C1E set to Enabled
Sysinfo program /root/CPU2006-1.2/config/sysinfo.rev6800
\$Rev: 6800 \$ \$Date:: 2011-10-11 #\$ 6f2ebdff5032aaa42e583f96b07f99d3
running on Blur-2P Wed Mar 21 00:31:14 2012

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:
<http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

From /proc/cpuinfo
model name : Intel(R) Xeon(R) CPU E5-2450L 0 @ 1.80GHz
2 "physical id"s (chips)
32 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The
Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Dell Inc.

SPECint_rate2006 = 443

PowerEdge M520 (Intel Xeon E5-2450L, 1.80 GHz)

SPECint_rate_base2006 = 424

CPU2006 license: 55

Test date: Mar-2012

Test sponsor: Dell Inc.

Hardware Availability: May-2012

Tested by: Dell Inc.

Software Availability: Feb-2012

Platform Notes (Continued)

following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

```
cpu cores : 8
siblings  : 16
physical 0: cores 0 1 2 3 4 5 6 7
physical 1: cores 0 1 2 3 4 5 6 7
cache size : 20480 KB
```

From /proc/meminfo

```
MemTotal:      99059724 kB
HugePages_Total:    0
Hugepagesize:    2048 kB
```

/usr/bin/lsb_release -d

```
SUSE Linux Enterprise Server 11 (x86_64)
```

From /etc/*release* /etc/*version*

```
SuSE-release:
SUSE Linux Enterprise Server 11 (x86_64)
VERSION = 11
PATCHLEVEL = 2
```

uname -a:

```
Linux Blur-2P 3.0.13-0.27-default #1 SMP Wed Feb 15 13:33:49 UTC 2012
(d73692b) x86_64 x86_64 x86_64 GNU/Linux
```

run-level 3 Mar 21 00:27 last=S

SPEC is set to: /root/CPU2006-1.2

```
Filesystem      Type  Size  Used Avail Use% Mounted on
/dev/sdal        ext3  821G  8.3G  771G   2% /
```

Additional information from dmidecode:

(End of data from sysinfo program)

General Notes

Environment variables set by runspec before the start of the run:

```
LD_LIBRARY_PATH = "/root/CPU2006-1.2/libs/32:/root/CPU2006-1.2/libs/64"
```

Binaries compiled on a system with 1x Core i7-860 CPU + 8GB memory using RHEL5.5

Transparent Huge Pages enabled with:

```
echo always > /sys/kernel/mm/transparent_hugepage/enabled
```

Filesystem page cache cleared with:

```
echo 1 > /proc/sys/vm/drop_caches
```

runspec command invoked through numactl i.e.:

```
numactl --interleave=all runspec <etc>
```



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Dell Inc.

SPECint_rate2006 = 443

PowerEdge M520 (Intel Xeon E5-2450L, 1.80 GHz)

SPECint_rate_base2006 = 424

CPU2006 license: 55

Test date: Mar-2012

Test sponsor: Dell Inc.

Hardware Availability: May-2012

Tested by: Dell Inc.

Software Availability: Feb-2012

Base Compiler Invocation

C benchmarks:

icc -m32

C++ benchmarks:

icpc -m32

Base Portability Flags

400.perlbench: -DSPEC_CPU_LINUX_IA32
462.libquantum: -DSPEC_CPU_LINUX
483.xalancbmk: -DSPEC_CPU_LINUX

Base Optimization Flags

C benchmarks:

-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -opt-mem-layout-trans=3

C++ benchmarks:

-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -opt-mem-layout-trans=3
-Wl,-z,muldefs -L/smartheap -lsmartheap

Base Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

Peak Compiler Invocation

C benchmarks (except as noted below):

icc -m32

400.perlbench: icc -m64

401.bzip2: icc -m64

456.hmmer: icc -m64

458.sjeng: icc -m64

C++ benchmarks:

icpc -m32



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Dell Inc.

SPECint_rate2006 = 443

PowerEdge M520 (Intel Xeon E5-2450L, 1.80 GHz)

SPECint_rate_base2006 = 424

CPU2006 license: 55

Test date: Mar-2012

Test sponsor: Dell Inc.

Hardware Availability: May-2012

Tested by: Dell Inc.

Software Availability: Feb-2012

Peak Portability Flags

400.perlbench: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64
 401.bzip2: -DSPEC_CPU_LP64
 456.hmmer: -DSPEC_CPU_LP64
 458.sjeng: -DSPEC_CPU_LP64
 462.libquantum: -DSPEC_CPU_LINUX
 483.xalancbmk: -DSPEC_CPU_LINUX

Peak Optimization Flags

C benchmarks:

400.perlbench: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
 -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
 -auto-ilp32

401.bzip2: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
 -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
 -opt-prefetch -auto-ilp32 -ansi-alias

403.gcc: -xSSE4.2 -ipo -O3 -no-prec-div

429.mcf: basepeak = yes

445.gobmk: -xSSE4.2(pass 2) -prof-gen(pass 1) -prof-use(pass 2)
 -ansi-alias -opt-mem-layout-trans=3

456.hmmer: -xSSE4.2 -ipo -O3 -no-prec-div -unroll2 -auto-ilp32

458.sjeng: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
 -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
 -unroll4 -auto-ilp32

462.libquantum: basepeak = yes

464.h264ref: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
 -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
 -unroll2 -ansi-alias

C++ benchmarks:

471.omnetpp: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
 -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
 -ansi-alias -opt-ra-region-strategy=block -Wl,-z,muldefs
 -L/smartheap -lsmartheap

473.astar: basepeak = yes

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Dell Inc.

SPECint_rate2006 = 443

PowerEdge M520 (Intel Xeon E5-2450L, 1.80 GHz)

SPECint_rate_base2006 = 424

CPU2006 license: 55

Test date: Mar-2012

Test sponsor: Dell Inc.

Hardware Availability: May-2012

Tested by: Dell Inc.

Software Availability: Feb-2012

Peak Optimization Flags (Continued)

483.xalanbmk: basepeak = yes

Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic12.1-official-linux64.20111122.html>

<http://www.spec.org/cpu2006/flags/Dell-Platform-Settings-V1.2-revA.20120410.00.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic12.1-official-linux64.20111122.xml>

<http://www.spec.org/cpu2006/flags/Dell-Platform-Settings-V1.2-revA.20120410.00.xml>

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.
Report generated on Thu Jul 24 06:19:37 2014 by SPEC CPU2006 PS/PDF formatter v6932.
Originally published on 5 June 2012.