


# 1 Low-overhead Online Assessment of Timely 2 Progress as a System Commodity

3 Weifan Chen ✉   
Boston University, U.S.A

Ivan Izhbirdeev ✉  
Boston University, U.S.A

4 Denis Hoornaert ✉   
Technical University of Munich, Germany

Shahin Roozkhosh ✉   
Boston University, U.S.A

5 Patrick Carpanedo ✉  
Boston University, U.S.A

Sanskriti Sharma ✉  
Boston University, U.S.A

6 Renato Mancuso ✉   
7 Boston University, U.S.A

## 8 — Abstract —

9 The correctness of safety-critical systems depends on both their logical and temporal behavior.  
10 Control-flow integrity (CFI) is a well-established and understood technique to safeguard the logical  
11 flow of safety-critical applications. But unfortunately, no established methodologies exist for  
12 the complementary problem of detecting violations of control flow timeliness. Worse yet, the  
13 latter dimension, which we term *Timely Progress Integrity* (TPI), is increasingly more jeopardized  
14 as the complexity of our embedded systems continues to soar. As key resources of the memory  
15 hierarchy become shared by several CPUs and accelerators, they become hard-to-analyze performance  
16 bottlenecks. And the precise interplay between software and hardware components becomes hard to  
17 predict and reason about. *How to restore control over timely progress integrity?* We postulate that  
18 the first stepping stone toward TPI is to develop methodologies for Timely Progress Assessment  
19 (TPA). TPA refers to the ability of a system to live-monitor the positive/negative slack—with  
20 respect to a known reference—at key milestones throughout an application’s lifespan. In this paper,  
21 we propose one such methodology that goes under the name of *Milestone-Based Timely Progress*  
22 *Assessment* or MB-TPA, for short. Among the key design principles of MB-TPA is the ability  
23 to operate on black-box binary executables with near-zero time overhead and implementable on  
24 commercial platforms. To prove its feasibility and effectiveness, we propose and evaluate a full-stack  
25 implementation called *Timely Progress Assessment with 0 Overhead* (TPAw0v). We demonstrate  
26 its capability in providing live TPA for complex vision applications while introducing less than  
27 0.6% time overhead for applications under test. Finally, we demonstrate one use case where TPA  
28 information is used to restore TPI in the presence of temporal interference over shared memory  
29 resources.

30 **2012 ACM Subject Classification** Computer systems organization → Real-time systems

31 **Keywords and phrases** progress-aware regulation, hardware assisted runtime monitoring, timing  
32 annotation, control flow graph

33 **Digital Object Identifier** 10.4230/LIPIcs.ECRTS.2023.11

34 **Funding** *Denis Hoornaert*: Denis Hoornaert was supported by the Chair for Cyber-Physical Systems  
35 in Production Engineering at TUM and the Alexander von Humboldt Foundation.

36 *Renato Mancuso*: The material presented in this paper is based upon work supported by the National  
37 Science Foundation (NSF) under grants number CCF-2008799 and CNS-2238476.

## 38 **1** Introduction

39 Prompted by the proliferation of cyber-physical, safety-critical, and human-in-the-loop  
40 systems, the notion of *timeliness* in computing has gained growing interest. The accompanying  
41 demand for complex, robust, and computationally demanding control algorithms has led



© Weifan Chen, Ivan Izhbirdeev, Denis Hoornaert, Shahin Roozkhosh, Patrick Carpanedo, Sanskriti  
Sharma, and Renato Mancuso;

licensed under Creative Commons License CC-BY 4.0

35th Euromicro Conference on Real-Time Systems (ECRTS 2023).

Editor: Alessandro V. Papadopoulos; Article No. 11; pp. 11:1–11:24



Leibniz International Proceedings in Informatics

Schloss Dagstuhl – Leibniz-Zentrum für Informatik, Dagstuhl Publishing, Germany

the real-time community to shift its focus away from simpler hardware platforms to high-complexity and high-performance platforms. As the complexity increases in platforms, many challenges have surfaced at all the software/hardware stack layers. It is well understood that the logic of an application can be hardened against control-flow attacks via Control Flow Integrity (CFI) [39] methods. But no established methodologies exist for the dual problem in the temporal domain, for which we coin the name *Timely Progress Integrity* (TPI).


The introduction of heterogeneous multi-core System-on-Chip (SoC) along with complex memory subsystem mechanisms at the hardware level has complicated the problem of ensuring TPI. In particular, memory subsystem hierarchy such as shared [49], non-blocking caches [62], shared memory controller [67], and DRAM organization [66] are among noteworthy sources of interference. The interplay of each element mentioned above renders the task of guaranteeing timeliness an open challenge. In turn, the introduced complexity in SoCs and their ongoing proliferation have prompted the need for more complex operating systems and OS-level scheduling strategies, which exacerbate the problem.

The real-time community has achieved important milestones towards restoring predictability [45, 48]. But traditional methods—e.g. static WCET analysis, memory resource partitioning—have largely focused on respecting end-to-end constraints in the worst case, as opposed to reason on the current (timely) rate of progress of live applications. Solutions that leverage code instrumentation have been proposed to checkpoint the progress of applications at runtime [37, 38, 58], but a system-level solution that can operate on black-box binaries and *inform* a rich OS of the expected/detected progress of its applications for it to make informed management decisions has not been studied. We propose one such solution.

**Timely progress assessment as a system commodity.** Reasoning about, controlling, and reacting to changes in the progress of safety-critical applications is the goal. Thus, the ability to assess an application’s progress must become a system commodity. In referring to this capability, we coin the term *Timely Progress Assessment* (TPA). With TPA, a system is capable of detecting deviations in the timely progress of an application well before a deadline is missed, providing the ability to enact corrective measures toward ensuring TPI early on. On the other hand, when faster-than-expected progress is detected, the accumulated slack can be redistributed to other workloads. Thus, TPA is an enabling capability towards Timely Progress Integrity (TPI).

This article presents a system design and methodology called Milestone-Based Timely Progress Assessment (MB-TPA) to perform TPA on live black-box applications. MB-TPA relies on binary analysis and widely available on-chip tracing subsystems to detect the timely completion of intermediate progress *milestones* for an application under analysis. We discuss a full-stack implementation of MB-TPA on commercial hardware. The implemented TPA subsystem was termed Timely Progress Assessment with 0 Overhead (TPAw0v), which we describe and evaluate. We show that MB-TPA (1) introduces negligible ( $< 0.6\%$ ) overhead to the monitored applications under test. MB-TPA is able to provide live progress assessment even if a low-power CPU is used to monitor a high-performance CPU. In light of the discussion above, we make the following contributions:

1. We propose the concept of TPI as a requirement that is complementary to CFI to marry logical and temporal integrity.
2. We demonstrate for the first time that online progress assessment without source code instrumentation for black-box applications is feasible in commercial platforms.
3. We present a method called MB-TPA, that solves key challenges with offline milestone identification and online progress assessment.
4. Provide a full-stack proof-of-concept implementation and evaluation of MB-TPA for



■ **Figure 1** High-level overview of the proposed system design. The CFG of the target application is analyzed to produce a Timed Milestone Graph (TMG). Together with the online data produced by the Trace Unit (TU), a progress tracker assesses timely progress and reports to the OS. The OS can take corrective measures accordingly.

90 multi-core ARM AARCH64 SoCs. We refer to our implementation as TPAw0v.  
 91 5. Showcase three use cases focusing on real-world vision applications. We leverage TPA  
 92 to (1) enforce the WCET of a target application; (2) achieve controlled performance  
 93 degradation of the target application by modulating the degree of contention over shared  
 94 memory resources; and (3) retrieve live progress-aware profiles of the microarchitectural  
 95 resources used by the target application.

## 96 1.1 Overview of Proposed System Design for MB-TPA

97 The goal of making TPA a system commodity imposes two main design constraints. First and  
 98 foremost, it must be possible for a system to enact TPA on potentially unknown (black-box)  
 99 applications that cannot be recompiled from sources. At the same time, TPA shall be  
 100 carried out with negligible temporal overhead. An overview of the proposed system design  
 101 is provided in Figure 1. The design involves the use of a *Tracee* PE (Processing Element)  
 102 where a target application (Task) runs unmodified. A second low-power/low-performance  
 103 PE, the *Tracer*, controls the TU to generate trace data transparently to the application  
 104 under analysis. Section 4 discusses the system assumptions that enable instantiating the  
 105 proposed system.

106 Initially, the unmodified binary of the target application is analyzed to construct its  
 107 Control Flow Graph (CFG)—(1) in Figure 1. Through a sequence of refinement steps, a  
 108 Timed Milestone Graph (TMG) is derived from the original CFG. An in-depth description  
 109 of the methodology proposed to produce a TMG from a CFG is provided in Section 5. The  
 110 TMG is a graph of milestones, each corresponding to some vertex in the original CFG, with  
 111 associated time information—(2) in Figure 1. At runtime, the tracer uses the input TMG  
 112 and the data received from the TU and detects (un)timely completion of the milestones—(3)  
 113 in Figure 1. The detected positive/negative progress slack is reported back to the OS to  
 114 enact management decisions. The tracer was implemented as bare-metal firmware running  
 115 on a low-power CPU. The details of our implementation are provided in Section 7.

## 116 2 Related Works

117 Our work finds context in the broad literature concerned with ensuring that the timeliness of  
 118 a (set of) critical task(s) can be controlled. In modern platforms, the progress of application

workload can be impacted by many factors. These include scheduling decisions, overheads introduced by preemptions and migrations [15, 40, 50] and I/O activity [16, 33, 55, 68], unpredictable cache effects such as self-eviction [17, 27], and contention over shared hardware resources [45, 48]. The set of solutions proposed by the real-time community to reason about the timeliness of an application can be placed on a spectrum. On one end are static analysis approaches; on the other are runtime monitoring solutions.

Timeliness (interpreted as the ability to meet a completion deadline) in static analysis approaches [5, 20, 31, 47] is ensured by computing an absolute worst-case execution time (WCET) which is then used to compute a worst-case response time (WCRT). The promise is that WCET/WCRT computation is done by considering the initial state(s) and sequences of system states that lead to the worst possible temporal application behavior. Given the sheer complexity of interactions between applications, system-level, and hardware-level components, static approaches seldomly scale to modern multicore processors [30, 35, 46].

Recently, approaches based on runtime monitoring have gained momentum. At a high level, these approaches select a *monitoring scheme* and a set of *system metrics*. By monitoring such metrics online—and taking management actions accordingly—the system detects and/or avoids undesired outcomes, e.g., uncontrolled contention over a shared resource or a deadline miss for a critical task. To properly contextualize our work with respect to related approaches, we categorize runtime monitoring solutions into *software-* and *hardware-based* approaches.

## 2.1 Software-based Monitoring and Progress Assessment

The vast majority of solutions for runtime monitoring and progress assessment introduce software mechanisms to enact monitoring and/or enact management decisions. We distinguish four main sub-categories discussed below.

**(A) Memory Bandwidth Regulation:** Memory bandwidth controllers [59, 62, 67] monitor the number of last-level data cache refills and/or writebacks against an allocation budget. Periodically, they stall the processor if the consumed budget is exceeded. Although bandwidth regulation aims to prevent the unbalanced progress of co-running applications sharing the same memory subsystem, no exact knowledge of application progress is constructed.

**(B) Feedback Control Scheduling:** Feedback control scheduling represents another form of runtime monitoring. In the context of real-time systems, this approach was pioneered in [60]. The key insight is that the knowledge of task parameters computed offline is refined via online observations performed at task completion. Task admission is geared accordingly to meet a target deadline miss ratio. Since the aforementioned original work, a broad literature on feedback control scheduling has surfaced [19, 44, 53].

**(C) Early Deadline Detection:** Early deadline detection is the runtime monitoring technique at the center of adaptive mixed-criticality scheduling (AMC) [14, 18]. The key insight is that multiple (at least two) runtime estimates are expressed for high-criticality tasks with varying degrees of pessimism. Initially, an optimistic execution time is assumed, and an early deadline (virtual deadline) is set accordingly. At runtime, the system detects if any early deadline is missed and takes corrective measures accordingly by dropping [13, 24, 29, 41, 54] or degrading low-criticality tasks [28, 42]. Like feedback control scheduling, runtime monitoring in AMC systems is limited to detecting an application's completion (or lack thereof) by a set (early) deadline. This is equivalent to detecting a single milestone at the application's end.

**(D) Progress Detection:** A handful of works attempt to provide a finer-grained understanding of the progress of target applications. For instance, the work in [26] periodically monitors the number of retired instructions to detect a sequence of phases in which the application's usage of hardware resources changes. This approach is inherently limited to

166 applications with a single execution path. In a way that is more closely related to our work,  
 167 the works in [36–38, 58] consider the full CFG of a target application. These works propose  
 168 to instrument a target application’s code via source-to-source translation and/or a modified  
 169 compiler. The goal is to insert watchpoints at which progress is assessed in software. At  
 170 runtime, when the execution reaches a watchpoint, an interrupt/syscall is issued to decide  
 171 whether the system should raise the critical level and drop/suspend low-criticality jobs. In  
 172 previous works, the overhead is a limiting factor. Kritikakou et al., in an extension [36]  
 173 to [37, 38], propose an algorithm to ignore some checkpoints in order to reduce the overhead.  
 174 The authors of PASTime [58] place watchpoints outside of loops to limit the overhead.

175 Compared to the works in the four categories surveyed above, this paper sets itself apart  
 176 because we aim at precise progress assessment without the need to modify/recompile the  
 177 application under analysis. Importantly, we are able to express a notion of timely progress  
 178 even if the control flow is input dependent. Finally, for the first time, we demonstrate that  
 179 leveraging widely available tracing hardware for progress assessment is possible and minimizes  
 180 runtime overhead. Indeed, our system never interrupts the application under analysis while  
 181 its progress is assessed asynchronously and, therefore, off the critical path.

## 182 2.2 Run-time Monitoring via Hardware

183 Comparatively, less work has explored progress monitoring via specialized hardware support.  
 184 Most notably, Lo et al. proposed a customized hardware architecture for runtime monitoring  
 185 of hard real-time tasks [43]. Apart from timely progress, the work aims to monitor other  
 186 safety properties, such as the presence of uninitialized memory and the correctness of return  
 187 addresses. Differently from [43], we focus on commercially available hardware.

188 Few works have also proposed to leverage trace unit at runtime to perform control flow  
 189 integrity [25, 34], while FPGA-based trace decoders were proposed in [6, 32]. We are the first  
 190 to utilize a trace unit online to perform timely progress assessment in real-time systems.

## 191 3 Background

192 All the aforementioned approaches for progress assessment [36–38, 43, 58] consider the CFG  
 193 of critical tasks. Kritikakou et al. have constructed a formal grammar to extract the  
 194 CFG from a wide range of binaries [37]. There are also a plethora of tools capable of such  
 195 transformations [57]. The following section provides a brief overview of CFGs.

196 **(A) Basic Block and Branch Instructions:** A *basic-block* (BB) is a contiguous sequence  
 197 of non-branching (assembly) instructions ending with a branching instruction. In other words,  
 198 except for the last instruction, a basic block only contains instructions for which the *program*  
 199 *counter* (PC) of the CPU—or more generally, processing element (PE)—is monotonously  
 200 incremented. A branch instruction has one or more target BBs. For example, in ARM®  
 201 AARCH32/64 [11], an unconditional branch instruction `b` would take PC to the operand  
 202 address, the beginning of a BB. Conditional branch instructions `b.cond` have two target  
 203 BBs. When `b.cond` is executed, if the condition is met, the PC is set to the operand address,  
 204 otherwise to the instruction following the `b.cond` instruction. The return instruction `ret`  
 205 can have more than two target BBs. It is possible to statically know its target(s) if the call  
 206 sites can be fully enumerated.

207 **(B) Control Flow Graph:** A program’s control flow transfer information can be expressed  
 208 as a directed graph  $\mathcal{G} = (V, E)$ . A node  $n \in \mathcal{V}$  represents a BB, and an edge  $(n_p, n_s) \in \mathcal{E}$   
 209 indicates that the branch instruction in  $n_p$  has  $n_s$  as a target. We term this type of edge  
 210 a *normal edge*. In practice, it is unnecessary to expand the complete CFG for runtime

211 monitoring purposes. Instead, one can view the program as a collection of functions with  
 212 the entry point at `main` [37]. Thus, if no watchpoints are to be placed inside a function  
 213 `f`, all nodes and edges related to `f` can be removed, and an edge from the caller BB to the  
 214 returning BB is added. We refer to this operation as the *folding* of function `f`, and to the  
 215 newly added edge as the *folding edge*.

216 **(C) Processor Trace:** The *processor trace*, often called the *embedded trace*, is a highly  
 217 compressed data stream generated by a PE when executing binary code. The trace contains  
 218 the necessary information to reconstruct the history of the executed program. Trace generation  
 219 is often used for debugging and performance evaluation purposes. As such, the on-chip  
 220 hardware circuitry dedicated to processor trace generation, i.e., the *trace unit* (TU), is  
 221 designed to introduce negligible overhead, if at all. The typical use of processor tracing  
 222 capabilities is in conjunction with external trace probes. In this case, the system runs without  
 223 modification while external hardware (probe) is connected to a physical trace port. The  
 224 probe collects (portions of) the produced processor trace data for offline analysis. Two  
 225 broadly used hardware probes are the Lauterbach® PowerTrace [1] and the Green Hills®  
 226 Probe V4 [2].

227 Trace generation units are almost ubiquitous in embedded and general-purpose high-  
 228 performance CPUs. Many embedded modern processors include more or less capable on-chip  
 229 TU's. For example, ARM's lineup of hardware modules for tracing and debugging that  
 230 fall under the CoreSight [7] umbrella includes TU modules such as the Embedded Trace  
 231 Macrocell (ETM) and Program Trace Macrocell (PTM). The TU solution from Intel® is  
 232 called Processor Trace (PT). The PT infrastructure has been introduced in 5<sup>th</sup> generation  
 233 Intel processors, promising overheads below 5% [21, Chapter 32]. RISC-V also has its own  
 234 embedded trace specification [4].

235 Since trace data is produced at the same (or comparable) timescale as instruction execution,  
 236 the data bandwidth is usually considerably high, even after many lossless compression  
 237 techniques are applied. A common compression technique only reports the progression of BBs  
 238 instead of individual instructions. If the current BB is known, then a single bit of information  
 239 is enough to encode whether the (conditional) branch at the end of the BB is taken or not.  
 240 When this information is combined with static knowledge of the binary under analysis, the  
 241 entire control flow can be recovered. If the current BB ends with an indirect branch such as  
 242 a function return, the trace provides an explicit branching address.

243 Trace data include additional metadata about the processor state. For instance, in systems  
 244 that support multiple tasks, the context ID of the process in execution (as determined by the  
 245 OS) is also generated. The virtual machine ID is also included for systems with hardware  
 246 virtualization extensions. Similarly, information that can identify an interrupt context  
 247 (interrupt taken, interrupt type, interrupt return) is also provided. Other valuable meta-  
 248 information for performance analysis can also be included, such as the cycle counter and the  
 249 occurrence of other microarchitectural events.

250 A TU includes hardware resources that go beyond embedded trace generation to perform  
 251 some degree of pre-processing. For instance, trace packet filters, counters, sequencers/format-  
 252 ters, external input selectors, or aggregators to combine trace data from multiple sources  
 253 (e.g., multiple CPUs) can be included in the TU subsystem.

## 254 **4 System Model and Assumptions**

255 In this section, we describe the assumed system model upon which our MB-TPA is formulated.  
 256 These assumptions also dictate the system requirements to implement the proposed MB-TPA,

257 and ultimately introduce timely progress assessment as a commodity.

## 258 4.1 System-level Assumptions

259 **(A) Tracee PE and Tracer PE:** We assume that at least two PEs are present: (1) a main  
260 PE (or *tracee*) running the application under analysis and (2) the other PE serving as a *tracer*.  
261 Note that no assumption on the components' nature nor performance is made, meaning that  
262 the tracer and tracee can be implemented using various technologies. For instance, a system  
263 could have high-performance PEs as tracee and be monitored by a low-performance real-time  
264 core or specialized hardware implemented as an ASIC or on an FPGA.

265 **(B) Address Range Filters:** We assume that the tracee features a TU providing at least  
266 one range-programmable instruction address filter. That way, the TU can be programmed  
267 to trace specific address ranges corresponding to the immediate next milestones.

268 **(C) On-chip Trace Data Path:** We assume that an on-chip data path exists through which  
269 the TU-generated trace data stream can be forwarded to the tracer, as it is commonly the case  
270 for high-performance embedded systems. For instance, many ARM-based COTS platforms  
271 offer dedicated on-chip trace routing and storage within the CoreSight [7] infrastructure<sup>1</sup>.

## 272 4.2 Application-level Assumption

273 **(A) Single Binary:** This work targets single-binary applications running on the tracee.  
274 No restrictions on the number of software layers used by the tracee are imposed, meaning  
275 that the target applications can equally run on top of a full-fledged OS, inside a virtual  
276 machine on a hypervisor, or as a bare-metal application. The binary is sufficient to apply the  
277 proposed MB-TPA: we place no assumption on the availability of the target's source code,  
278 nor that it can be recompiled and/or binary-instrumented. The goal is that MB-TPA can be  
279 automatically employed by a system.

280 **(B) Single Entry/Exit:** Without loss of generality, we assume that the entry BB address  
281 and the exit BB address are (1) known, (2) within the target's binary, and (3) they are linked  
282 by at least one valid control path. The entry and exit BB of a function generally<sup>2</sup> represent a  
283 valid selection. Otherwise, for applications implementing time- or event-triggered logic in an  
284 infinite loop, the first and last BBs of the loop iteration can be selected as the entry and exit  
285 BB points. If the debug symbols are part of the binary, the entry/exit BB selection can be  
286 automated (e.g., given a function name).


287 **(C) Availability of Representative Inputs:** Finally, for complex and input-dependent  
288 applications, we assume that a set of representative input vectors is available to experimentally  
289 produce (offline) a nominal progress reference to check against during the online phase.

## 290 5 Methodology for Milestone-Based Timely Progress Assessment

291 We hereby describe the proposed Milestone-Based Timely Progress Assessment in its different  
292 phases. With reference to Figure 1, this section details the design choices and steps involved  
293 in going from CFG creation to TMG generation. A bird's eye view of MB-TPA is depicted  
294 in Figure 2. The following sections cover the numbered steps (1) through (5) in detail.

<sup>1</sup> Trace data routing components include the Embedded Trace Router (ETR), Embedded Trace FIFO, and Funnel. Storage components include the Embedded Trace Buffer and Trace Memory Controller.

<sup>2</sup> If no infinite loops are present in the function nor in any other routine that can be called by it.



■ **Figure 2** Abstract tool-chain proposed. Ovals represent the inputs and outputs, red rectangles represent timing-sensitive tools, and green rectangles represent timing-insensitive tools.

## 295 5.1 Intuition of Key Challenges and Solutions

296 **(A) Monotonic Progress in Black-Box Binaries:** As discussed in Section 3, the execution  
 297 of a binary implies control flow transfer over a graph. On the other hand, the idea that a  
 298 target application must execute (and thus complete) on time implies a monotonic notion  
 299 of progress. Therefore, the first challenge we face is to construct a notion of progress given  
 300 black-box application binaries.


301 Our solution consists in identifying BBs that represent *progress milestones* (Section 5.3).  
 302 Intuitively, a BB is a progress milestone (a.k.a. MBB) if, once reached, it is possible to  
 303 conclude that a sizable amount of progress has been made by the application logic. Milestone  
 304 identification is done through a combination of (1) *CFG extraction*, (2) *CFG refinement* by  
 305 observing concrete runs of the target, and (3) applying the milestone placement algorithm.  
 306 The output of the algorithm is a milestone graph (MG). The procedure is detailed in  
 307 Section 5.3.

308 **(B) Keeping up with Trace Data:** Timely progress assessment has to be performed in a  
 309 timely manner. Assuming that a valid set of MBBs has been identified, the goal is to detect  
 310 the completion of milestones at the tracer as soon as they are reached on the tracee, or with  
 311 negligible delay. This way, the tracer can promptly assess TPI violations and trigger any  
 312 correction countermeasure if necessary. Conversely, if the tracer lags significantly behind the  
 313 tracee, then it might be too late to act upon detected TPI violations—and one might as well  
 314 detect TPI violations at target completion instead.

315 *What makes this challenging?* The first issue might reside in the **latency** for the  
 316 propagation of TU-generated data to the tracer PE. As we evaluate in Section 8.1, it is not  
 317 an issue if the tracer and tracee are different PEs on the same SoC. A second (and more  
 318 problematic) issue is the limited **bandwidth** of the on-chip channels via which trace data  
 319 is streamed. Despite aggressive trace compression, allowing the TU to stream trace data  
 320 unrestrictedly leads to buffer overflows due to the performance gap between tracer and tracee  
 321 PEs. These overflows can occur both within the TU or at the interface between the TU  
 322 and the tracer, preventing any packet from reaching the tracer. Thus the naïve solution of  
 323 constantly streaming data from the TU and matching against MBBs does not work.

324 **(C) Dynamic TU Reconfiguration:** To reliably ensure milestone detection, we propose  
 325 to dynamically reconfigure the TU so that it is silent for most of the time and only emits  
 326 bare minimum packets when the event of interest happens—i.e., one of the next MBBs is  
 327 reached. At this point, a new set of MBBs to monitor is configured. The TU then becomes  
 328 silent again, waiting for the next milestone. In this paradigm, the TU only emits sporadic  
 329 and short-lived signals, thus consuming a fraction of the sustainable trace bandwidth. The  
 330 information of which MBBs to monitor after a given MBB is reached is expressed in the TMG.





■ **Figure 3** Illustrative MG generation for the main of the disparity benchmark.

## 5.2 Trace Blackout Window

Two milestones cannot be placed arbitrarily close to one another. This is a consequence of the dynamic TU reconfiguration. Suppose  $MBB_1$  and  $MBB_2$  are adjacent, i.e., when the TU has detected that tracee’s execution has reached  $MBB_1$ , then the TU should be reconfigured to detect tracee’s execution on  $MBB_2$ . The reconfiguration typically consists of (1) disabling the TU to reprogram the relevant registers, (2) identifying the MBB that has been reached, (3) looking up in the TMG the next set of milestones to detect, and (4) resuming the TU.

Let  $t_1$  and  $t_2$  denote the time for tracee’s execution reaching  $MBB_1$  and  $MBB_2$  respectively. From the time  $t_1$  at which  $MBB_1$  is reached and until the TU is brought back online to monitor  $MBB_2$ , there is a window of time during which milestones cannot be monitored. We call this the *trace blackout window* and indicate it with the symbol  $T_r$ . If the best-case path between  $MBB_1$  and  $MBB_2$  is such that  $(t_2 - t_1) < T_r$ , then detection of  $MBB_2$  cannot be guaranteed. Our methodology avoids this issue by design.

Formally, call  $D(MBB_i, MBB_j) \in \mathbb{R}^+$  the time-cost to reach  $MBB_j$  starting from  $MBB_i$ . Clearly, this cost is a random variable that depends on the specific path taken and the progress at which the target executes. Moreover,  $D(MBB_i, MBB_j) = \infty$  if  $MBB_j$  cannot be reached from  $MBB_i$ . We show that a lower-bound of this cost can be computed and impose that, for any two valid  $MBB_i, MBB_j$ , it must hold that

$$\min_{i,j} \{D(MBB_i, MBB_j)\} > T_r. \quad (1)$$

It is worth noting that the blackout window and the sizable progress requirement discussed in the first challenge in Section 5.1 both require the distance between two milestones to be sufficiently large. In practice, the blackout window is generally smaller—we derive this parameter for our implementation in Section 8.1. Thus ensuring that enough progress occurs between milestones implies that the constraint imposed by the blackout window is also met.

## 5.3 Milestone Graph Construction (Step 1 and 2)

Figure 3 depicts the intuition behind the Milestone Graph (MG) construction procedure. First, the CFG of the target application is extracted (Figure 3a). The CFG is annotated by adding a weight on each edge that is indicative of the temporal distance between two nodes. Then a subset of nodes satisfying the constraint expressed in Eq. 1 is selected—the red nodes in Figure 3b. Finally, new edges are added to the red nodes to maintain reachability relationships, as per Figure 3c. The resultant digraph is a valid MG.

**(A) CFG Notation:** Given a target black-box binary, the CFG is extracted (Step 1 in Figure 2). This is a digraph  $\mathcal{G}^{CFG} = (\mathcal{V}, \mathcal{E})$  where  $\mathcal{V}$  and  $\mathcal{E}$  are the set of all the vertices and edges, respectively. Here a vertex  $v_i \in \mathcal{V}$  is a BB. An edge  $(v_i, v_j) \in \mathcal{E}$  is either normal or

365 folding (Section 3)<sup>3</sup>. For any edge  $(v_i, v_j) \in \mathcal{E}$ , we assign a per-edge weight  $w$  equal to the  
 366 lower bound on the time to execute the instructions in  $v_i$ , including the folded function if  
 367 its out-edge is folding. A safe albeit inaccurate lower bound can be obtained by dividing  
 368 the number of instructions in  $v_i$  by the maximum clock frequency of the tracee<sup>4</sup>. We define  
 369  $D(v_i, v_j)$  for any two vertices in  $\mathcal{V}$  as the cost of the path (if any) from  $v_i$  to  $v_j$  with the  
 370 minimum cost. This is used to lower-bound the minimum time needed to reach  $v_j$  from  $v_i$ .

371 **(B) MG Notation:** An MG  $\mathcal{G}^{MG} = (\mathcal{M}, \mathcal{Q})$ , is a digraph where  $\mathcal{M} \subseteq \mathcal{V}$  is the set of MBBs.  
 372 For each MBB  $i \in \mathcal{M}$ , an edge  $(\text{MBB}_i, \text{MBB}_j) \in \mathcal{Q}$  signifies that (1) MBB<sub>j</sub> is one of the next  
 373 milestones to detect after MBB<sub>i</sub> has been reached, and (2) Eq. 1 holds. Note: the edge  $(\text{MBB}_i,$   
 374  $\text{MBB}_j)$  might not exist in  $\mathcal{E}$  because the corresponding BBs might not be in an immediate  
 375 predecessor/successor relationship in  $\mathcal{G}^{CFG}$ .

376 **(C) Milestone Selection:** The milestone selection problem is the following: (1) given  
 377 a blackout window  $T_r$ , color the vertices in  $\mathcal{G}^{CFG}$  either red or white; (2) ensure that for  
 378 any two red nodes,  $r_i, r_j \in \mathcal{V}$ ,  $D(r_i, r_j) > T_r$ ; and (3) find the maximal set of red nodes.  
 379 Other optimization objectives and heuristics could also be used—e.g, minimizing the sum  
 380 of distances among red nodes. Finding the optimal solution is not the focus of this work  
 381 and left as future work; an algorithm that is guaranteed to find a solution (if one exists) is  
 382 presented here.

383 **(D) Graph Coloring Heuristic:** The proposed strategy (Step 2 in Figure 2) is described  
 384 in Algorithm 1. The algorithm first colors all of the vertices red (Line 6–8), then iterates  
 385 over any non-visited remaining red vertex in DFS search order—thus, starting from the  
 386 root BB (Line 9). Next, for each red vertex  $r_i$  we compute the path with the shortest total  
 387 cost  $D(r_i, r_j)$  to all other red vertices in  $\mathcal{V}$  (Line 12). If for some  $r_j$   $D(r_i, r_j) > T_r$  does not  
 388 hold (Line 14), color  $r_j$  white (Line 15). The full adjacency map  $D$  for  $r_i$  can be computed  
 389 using Dijkstra’s algorithm [22]. The only adaptation needed to the standard algorithm is to  
 390 correctly compute  $D(v_i, v_i)$ , which is always 0 in the traditional algorithm. Instead, we must  
 391 compute the cost to come back into  $v_i$  if  $v_i$  was reached, which can be computed as

$$392 \quad D(v_i, v_i) = \begin{cases} w_i & \text{if } (v_i, v_i) \in \mathcal{E} \\ \min_{(v_i, v_j) \in \mathcal{E}} \{D(v_j, v_i) + w_i\} & \text{otherwise.} \end{cases} \quad (2)$$

393 To finalize the MG  $\mathcal{G}^{MG}$ , we proceed as follows.  $\mathcal{M}$  is created from the colored  $\mathcal{G}^{CFG}$  by  
 394 removing all the white vertices  $v_i$ . To compute  $\mathcal{Q}$  from  $\mathcal{E}$ , we proceed as follows. For each  
 395 white vertex  $v_i$ , remove any self-loop and say that incoming (resp., outgoing) edges are of  
 396 the form  $(v_p, v_i)$  (resp.,  $(v_i, v_s)$ ). Then, for each direct predecessor  $v_p$  of an incoming edge,  
 397 we add all the edges of the form  $(v_p, v_s)$  for any direct successor  $v_s$  of  $v_i$  in  $\mathcal{Q}$ .

398 **(E) Degree Reduction:** Recall that the number of address range registers available (noted  
 399  $M^*$ ) at the TU is limited (Section 3). Intuitively,  $M^*$  constraint how many milestones can  
 400 be monitored by the TU after (one of) the current milestone is hit. After the MG has been  
 401 produced following the procedure described so far, there is no guarantee that the outdegree  
 402 (number of outgoing edges) of all the  $r_i \in \mathcal{M}$  is below  $M^*$ . Thus, a simple pruning strategy  
 403 is adopted. That is, for each  $r_i$  with outdegree greater than  $M^*$ , randomly pick one of the  
 404 outgoing edges and color the vertex pointed by that edge white; then repeat the procedure to  
 405 remove white nodes. This is done until no vertex with outdegree greater than  $M^*$  is found.

<sup>3</sup> Folding all functions except for `main` can already produce meaningful milestone graphs for applications under test. In practice, if the execution time of a function is long, unfolding it to allow milestones to be placed inside can achieve better granularity.

<sup>4</sup> We assume the CPI is greater or equal to one. Notice this might not be true for multi-issue processors.

■ **Algorithm 1** Constrained Directed Graph Coloring

---

```

1 input:
2 |  $\mathcal{G}^{CFG} = (\mathcal{V}, \mathcal{E}), T_r$                                  $\triangleleft$  CFG graph and blackout window
3 output:
4 | Colored  $\mathcal{G}^{CFG}$                                            $\triangleleft$  CFG graph with red-colored marked MBB's
5 init:
6 | for each  $v \in \mathcal{V}$  do
7 | |  $v.color \leftarrow red$                                  $\triangleleft$  Color all nodes red
8 | end
9 |  $R_{left} \leftarrow \text{Topol}(\mathcal{V})$                            $\triangleleft$  Red vertices to visit, in DFS search order
10 algorithm:
11 | for each  $r_i \in R_{left}$  do
12 | |  $D \leftarrow \text{Dijkstra}(r_i, \mathcal{G}^{CFG})$                  $\triangleleft$  Get all shortest-paths from  $r_i$ 
13 | | for each  $r_j \in \mathcal{V}$  s.t.  $r_j.color == red$  do
14 | | | if  $D(r_i, r_j) \leq T_r$  then
15 | | | |  $r_j.color \leftarrow white$                      $\triangleleft$   $r_j$  unsafe milestone from  $r_i$ 
16 | | | |  $R_{left} \leftarrow R_{left} \setminus \{r_j\}$            $\triangleleft$  Remove  $r_j$  from  $R_{left}$ 
17 | | | end
18 | | end
19 | |  $R_{left} \leftarrow R_{left} \setminus \{r_i\}$                $\triangleleft$  Mark  $r_i$  as visited
20 | end

```

---


406 We call FINALIZEMG(Colored  $\mathcal{G}^{CFG}$ ,  $M^*$ ) the routine that takes in input a colored  
407 MG and performs edge construction plus MG pruning. Note that the selection of  $T_r$  and  
408 computation of the weights  $w$  can affect the pessimism of Algorithm 1. Moreover, in the  
409 presence of loops, the lack of static knowledge about the number of iterations that will be  
410 executed at runtime forces the algorithm to assume that only the iteration lower bound is  
411 taken. Finally, error-handling branches that are never taken during nominal execution create  
412 short-cut paths (e.g., from entry to exit in a routine) that prevent many intermediate BBs  
413 from being colored in red. Nonetheless, the important advantage of this first step is that an  
414 initial MG can be produced *without the need to execute the application*.

## 415 5.4 Milestone Graph Refinement with Concrete Runs (Step 3)

416 Refinement of the MG with concrete runs (Step 3 in Figure 2) mitigates the problems with  
417 static MG construction described in Section 5.3. During refinement, the target is executed  
418 on a set of representative inputs, potentially multiple times for each input. Techniques such  
419 as *symcretic execution* that combine symbolic execution and concrete runs can be used to  
420 automate the generation of representative inputs [23]. For the purpose of this work, we  
421 assume that a set of representative inputs has been identified for the target application.

422 By executing the target application using representative inputs, we are able to measure  
423 the temporal distance between two BBs in the CFG and gather additional information about  
424 the path(s) taken by the target for each input. Importantly, we can now compute the  
425 max/min number of times that each edge  $(v_i, v_j) \in \mathcal{E}$  was taken, and thus the min/max  
426 number of iterations of each loop is discovered. We record both observed minimum  $a_{i,j}$  and  
427 maximum  $b_{i,j}$  number of times each edge is visited. We only preserve the number of visits,  
428 but not their order, despite the trace data does provide the full history of the visited BBs.

429 These runs are a way to collect extra information about the target and belong to the  
430 offline analysis phase of MB-TPA. In this phase, the TU is configured in a special mode  
431 where the TU can slow down the tracee. This is because the high-bandwidth nature of the  
432 trace data stream can overflow the internal buffer of the TU and cause information loss.  
433 Thus the slowdown ensures that a complete trace from entry to exit of the target is acquired.  
434 This is the *only* case in MB-TPA when the target is executed with a (possibly) heavy impact  
435 on its runtime due to the activity of the TU.



(a) The number of access are  $a_{1,2} = 1$ ,  $a_{2,3} = 1$ , and  $a_{2,2} = 10^6$ . After applying the heuristic, the number of access for the self-loop becomes the weight for  $(v_2, v_3)$ , i.e.  $w_{2,3} = 10^6$

(b) No pair of nodes in the gray region satisfies the constraint. Thus the total number of branch instructions taken inside the region becomes the weight for  $w_{en,ex}$ .

■ **Figure 4** Refinement by heuristics. The subgraphs before the heuristics applied are shown on top, in which the number on an edge indicates the number of access  $a_{i,j}$ . The subgraphs after the heuristics applied are below, in which the number indicates the assigned weight  $w_{i,j}$ .


436 **(A) Branches as a Proxy of Distance:** Since the exact temporal progress has been  
 437 impacted, we need a different metric that correlates (and lower-bounds) the temporal distance  
 438 between MBBs. The metric must be available from the traces and preserved when the runtime  
 439 of the application is impacted. Thus, we use the reported number of visited BBs—i.e., the  
 440 number of executed branch instructions. The advantage is threefold: (1) can be computed  
 441 directly from the acquired trace without interfacing with any other architectural unit—e.g., a  
 442 performance measurement unit; (2) when execution flows within the known CFG of the target,  
 443 one can always retrieve the number of instructions executed; (3) we can put a (conservative)  
 444 weight on branches to the outside of the CFG under analysis, such as calls to dynamically  
 445 linked libraries and system calls. From our experience, (2) is unnecessary since the newly  
 446 acquired information about the min/max number of loop iterations and the presence of  
 447 never-observed paths already enables much lower pessimism in the MG construction.

448 Under the new metric, the weight of every normal edge equals to one. The weight of a  
 449 folding edge depends on the number of branch instructions executed in the folded function  
 450 which can vary across different sample inputs. To ensure the blackout window condition  
 451 holds (Eq.1), the weight of a folding edge is assigned to be the minimum across all inputs.  
 452 Now the effective temporal distance  $D(r_i, r_j)$  is the shortest path from  $r_i$  to  $r_j$ . The following  
 453 two heuristics can further fold subgraphs with certain properties, so that extra milestones  
 454 can be placed.

455 **(B) Simplify Self-Loops:** We identify any BB  $v_i$  having only (1) one incoming edge  
 456  $(v_{i-1}, v_i)$ , (2) one outgoing edge  $(v_i, v_{i+1})$ , and (3) one self-loop  $(v_i, v_i)$ . All edges are normal.  
 457 If the incoming and outgoing edges are both accessed only once, then replace the temporal  
 458 cost  $w_{i,i+1}$  with the minimum number  $a_{i,i}$  of self-edge accesses, and remove the self-loop, as  
 459 shown in Figure 4a. Without this simplification, a suitable milestone candidate  $v_3$  would not  
 460 be considered due to  $D(v_1, v_3) = 2$ .

461 **(C) Simplify Sub-graphs:** Consider any sub-graph  $\mathcal{G}_{sub}^{CFG}$  with a single entry vertex  $v_{en}$   
 462 and single-exit  $v_{ex}$ , in which all edges are normal. If it was unsafe to place any milestones  
 463 within  $\mathcal{G}_{sub}^{CFG}$ , then (1) remove all the vertices that belong to  $\mathcal{G}_{sub}^{CFG}$  except  $v_{en}$  and  $v_{ex}$ ; (2)  
 464 add the folding edge  $(v_{en}, v_{ex})$ ; and (3) set the temporal cost  $w_{en,ex} = W_{sub}$  to the minimum  
 465 number of branches  $W_{sub}$  observed across all runs inside  $\mathcal{G}_{sub}^{CFG}$ , as shown in Figure 4b.

466 Besides the two heuristics above, the nodes/edges never accessed across all reference



(a) Initially, assume that tracee's program counter (PC) is inside  $v_2$ . The TU is programmed to monitor arrival at  $v_3$ . The TU is silent until then, and the tracer awaits a signal from the TU. (b) As soon as the tracee starts executing instructions in  $v_3$ , the TU signals the tracer. The tracer reconfigures the TU to monitor the next milestones  $v_5$  and  $v_7$  during the blackout window. (c) The TU reconfiguration is complete and the tracer is ready to wait for tracee's execution to enter either  $v_5$  or  $v_7$ . By design, tracee's execution has not yet reached them.

■ **Figure 5** Tracer-Tracee interaction for milestone detection and dynamic TU reconfiguration.

467 inputs are also removed. For this work, we only apply the above refinements, but a large  
 468 space exists for more advanced heuristics.

## 469 5.5 Timed Milestone Graph Generation (Step 4)

470 By the end of Step 3 (Section 5.4), an MG refined using concrete runs is obtained. Recall  
 471 that the goal is to monitor the target's progress online with negligible overhead. At this stage  
 472 (Step 5 in Figure 2), the (refined) MG is decorated with timeliness information. The output  
 473 of this step produces a Timed Milestone Graph (TMG) where each milestone is associated  
 474 with a notion of *when the milestone should be completed* for satisfactory progress.

475 **(A) Milestone Timing:** To associate timing information to milestones, the TU is configured  
 476 never to slow down the traced application. In this mode, allowing full trace generation might  
 477 result in unpredictable trace overflows, as discussed in Section 5.1. Instead, the refined MG is  
 478 used to wake up the TU and tracer only when a milestone is reached, as depicted in Figure 5.  
 479 In the considered example, the tracee is initially (Figure 5a) executing code within  $v_2$ . The  
 480 TU is configured to remain silent; its address range filter registers (see Section 3) are set to  
 481 detect the arrival of execution into the next milestone ( $v_3$ ). When  $v_3$  is reached, the TU  
 482 emits trace activity towards the tracer (Figure 5b). The TU uses the MG to dynamically  
 483 reconfigure the TU to detect the next milestones, in this case,  $v_5$  and  $v_7$ . Upon completion  
 484 of the latter operation, the tracer goes back to waiting for an event from the TU (Figure 5c).  
 485 Whenever a control transfer between two milestones is observed, the tracer measures the  
 486 time—in terms of elapsed clock cycles—for the transfer.

487 **(B) Milestone Timeliness Information:** Using the measured milestone-to-milestone time,  
 488 timeliness information is added to the MG in two parts. (1) Each node in the MG is given a  
 489 *tail* time; (2) each edge in the MG is given a *nominal* time.

490 **Tail time:** The tail time  $T_t(\text{MBB}_i)$  is the absolute time by which the target must hit  
 491  $\text{MBB}_i$  for the last time. This value is the maximum taken across all the timed runs on the  
 492 given set of representative inputs—worst-case in isolation. The tail time can be understood  
 493 as the WCET till a specific milestone. However, loops and alternative paths make the tail  
 494 time insufficient to assess a broader set of timeliness properties beyond WCET enforcement.  
 495 Consider the case where we want to detect timely progress via loop iterations. Even if each  
 496 iteration of the loop takes longer than usual, the tracer cannot detect per-iteration slowdowns  
 497 by only using the tail time. The nominal time is designed to overcome such a limitation.

498 **Nominal time:** Given an edge  $(\text{MBB}_i, \text{MBB}_j) \in \mathcal{Q}$ , the nominal time  $T_n(\text{MBB}_i, \text{MBB}_j)$  is

499 a reference time the application is expected to spend to transfer from  $MBB_i$  to  $MBB_j$ . Once  
 500 again, the maximum is taken across all the timed runs. Even if the target runs in isolation  
 501 (all other PEs idle), fluctuations in the value of  $T_n$  can occur due to microarchitectural noise.  
 502 If  $(MBB_i, MBB_j)$  is part of a loop, nominal time is effective in detecting slower-than-expected  
 503 transfer between  $MBB_i$  and  $MBB_j$ . Thus the nominal time offers finer timeliness checking per  
 504 iteration.

## 505 5.6 Online Timely Progress Assessment (Step 5)

506 Once a TMG has been obtained, online TPA is possible, which is the focus of Step 5 in  
 507 Figure 2 and described below. The TMG is passed to the tracer when the target is launched.  
 508 The  $MBB_0$  that corresponds to the selected entry point for the target is programmed by the  
 509 tracer on the TU. Live tracking of the application under analysis is performed by employing  
 510 the same strategy described in Section 5.5 and illustrated in Figure 5.

511 At runtime, we track two times: (1) the *actual time*  $\Theta(i)$  and (2) the *running nominal*  
 512 *time*  $N(i)$ . Let  $MBB_i$  be the  $i$ -th milestone for which a hit has been detected.  $\Theta(i)$  is updated  
 513 with the current time. Therefore, it tracks the time measured since  $MBB_0$  was hit and until  
 514  $MBB_i$  is reached. Conversely,  $N(i)$  is updated as  $N(i) = N(i-1) + T_n(MBB_{i-1}, MBB_i)$ .

515 At this point, everything is set to assess the timely progress of the target. Whenever a  
 516 milestone  $MBB_i$  is hit, the tracer can check that  $\Theta(i) \leq \min(T_t(MBB_i), N(i))$ . If a controllable  
 517 amount of degradation—compared to the reference timing acquired in isolation—is accepted,  
 518 one can express the allowed slowdown as  $\alpha > 1$  and check the following condition instead:

$$519 \quad \Theta(i) \leq \alpha \min(T_t(MBB_i), N(i)). \quad (3)$$

520 Importantly, all the elements are in place not only for the detection of TPI violations but  
 521 also to routinely report positive/negative current slack to the tracee PE. The slack at  $MBB_i$   
 522 can be calculated as  $slack(i) = \min(\alpha T_t(MBB_i), \alpha N(i)) - \Theta(i)$ .

## 523 6 Use Cases for MB-TPA

524 We hereby provide three use-cases enabled by the ability of MB-TPA to provide runtime  
 525 timely progress assessment as a system commodity.

526 **(A) Strict WCET Enforcement:** Previous work has provided a methodology based on  
 527 code-level instrumentation to insert progress checkpoints (milestones in our notations) with  
 528 the goal of enforcing a target WCET for a high-criticality task under analysis [36–38, 58]. The  
 529 capabilities of MB-TPA seamlessly support one such use case. Consider a mixed-criticality  
 530 system in which a critical task is scheduled exclusively on the main core, and low critical  
 531 tasks are scheduled on other cores. Kritikakou et al. [37] have proved that the following  
 532 regulation policy can guarantee the timeliness of the critical task<sup>5</sup>. Following their strategy,  
 533 low-criticality tasks are suspended if a checkpoint is reached and the slack is not sufficient as  
 534 indicated by the following condition:

$$535 \quad \text{RWCET}_{\text{iso}}(x) + \text{RWCET}_{\text{max}} + t_{\text{RT}} > D_c - ET(x),$$

536 where  $\text{RWCET}_{\text{iso}}(x)$  is the remaining WCET (measured in isolation) from the arrival at  
 537 watchpoint  $x$  until completion. In our MB-TPA, this is equivalent to  $T_t(MBB_{\text{exit}}) - T_t(MBB_x)$ .

<sup>5</sup> Due to space constraint, the proof is omitted here. The work also includes a treatment to regulate loop components.

538  $RWCET_{\max}$  is the WCET from watch-point  $x$  to the next watchpoint when other low critical  
 539 tasks are present, which can be measured as  $T_n(MBB_x, MBB_{x+1})$  according to Section 5.5 by  
 540 adding interference.  $t_{RT}$  is the software interrupt overhead. Our MB-TPA does not use  
 541 interrupts, but to remain safe, the delay in the milestone detection at the tracer must be  
 542 considered. This term is evaluated in Section 8.1.  $D_c$  and  $ET(x)$  are deadline and actual  
 543 time at  $x$ . We refer to the latter as  $\Theta(x)$ . The required metrics for the regulation policy are  
 544 offered by MB-TPA, thus our method can also achieve strict WCET enforcement.

545 **(B) Progress-aware Profiling:** In this use case, we demonstrate that it is possible to  
 546 acquire application profiles about their interaction with the underlying hardware in a way  
 547 that is progress aware. This can be done by performing online tracking according to what  
 548 described in Section 5.6. In addition, the tracer is modified to interface with the performance  
 549 monitoring unit of the tracee. By doing so, it is possible to measure the progression of  
 550 architectural events (e.g. cache misses, branch mispredictions, bus stalls) at the reached  
 551 milestones. This allows precise attribution of exhibited behaviors to specific code paths  
 552 inside the target. More importantly, it enables correlating slowdowns on specific milestones  
 553 to root causes in terms of platform behavior. And therefore, to identify hardware bottlenecks  
 554 on a per-code-path basis. We evaluate this use case in Section 8.2.

555 **(C) Progress-aware Controlled Degradation:** Lastly, we consider TPA-driven detection  
 556 of TPI violations due to contention over shared memory resources and perform regulation of  
 557 interfering PEs with the goal of tracking a degraded performance setpoint for the target.


558 In a nutshell, TPI violation is triggered if the target suffers a slowdown greater than  
 559 a selected  $\alpha$  factor. At runtime, if Equation 3 does not hold, the tracer sends a signal to  
 560 the tracee to pause the activity of all the other PEs. After the interfering cores have been  
 561 stopped, the target might recover some slack. Thus, it might be possible to resume the  
 562 paused PEs. To decide when the interfering PEs should be resumed, we use an *aggressiveness*  
 563 parameter  $\beta \in [0, 1]$ . Whenever  $slack(i) > \beta\alpha N(i)$ , the interfering PEs are resumed. As  
 564  $\beta$  decreases, the tracer resumes the co-runners as early as possible. When  $\beta$  increases, the  
 565 tracer becomes more conservative. We evaluate this use case in Section 8.2.

## 566 7 System Instantiation and Implementation Details

567 We performed a full-stack implementation of the proposed MB-TPA. We name our proof-  
 568 of-concept system instantiation Timely Progress Assessment with 0 Overhead (TPAw0v).  
 569 TPAw0v was implemented on the ZCU102 development board featuring a Xilinx UltraScale+  
 570 MPSoC. The target platform comprises two CPU clusters: (1) the APU cluster with four  
 571 ARM Cortex-A53 CPUs operating at 1.3GHz, used as the tracee; (2) the RPU cluster with  
 572 two ARM Cortex-R5 CPUs operating at 600MHz, used to implement the tracer. Following  
 573 the platform assumptions described in Section 4, the target platform features an ARM  
 574 Coresight infrastructure commonly with tracing capability.

575 Figure 6 illustrates the trace data path. Each tracee CPU has a TU, namely an ARM  
 576 Embedded Trace Macrocell (ETM) [10]. The ETMs produce trace data for the respective  
 577 core. The ETMs are capable of filtering the trace data by comparing the PC against a set of  
 578 4 range-address filters. Each filter uses two registers (TRCACVR<sub>n</sub>) for the address range's  
 579 upper and lower ends. Trace data packets are generated whenever the PC falls within any of  
 580 the defined ranges.

581 The trace packets traverse multiple on-chip CoreSight components. The bare-metal  
 582 drivers used by the tracer to manage all these components were written from scratch. In  
 583 TPAw0v, the ETR is configured to asynchronously store trace packets to the RPU cluster's



■ **Figure 6** The Embedded Trace Macrocell (ETM) is the CPU-local device responsible for trace generation. The Trace Memory Controller [8] can be configured into an Embedded Trace FIFO (ETF) or Embedded Trace Router (ETR). The former serves as a buffer for the trace stream; the latter routes trace data to memory. ARM AMBA Advanced Trace Bus (ATB) [9] is adopted for trace data transmission. Funnels merge trace streams from potentially multiple ETMs and ATBs into a single ATB. The Replicator duplicates trace data from a single master to two slaves [12].

584 scratchpad (TCM), where a 2KB circular buffer is reserved. The TMG in binary format is  
 585 also stored on the TCM. The tracer implements all the modes to carry out the full MB-TPA  
 586 pipeline described in Section 5, including online tracking.

## 587 7.1 Constructing MB-TPA with ETM



588 To implement MB-TPA, the ETM is driven using a Finite State Machine (FSM) by the  
 589 tracer and composed of three states (solid circles), two transition states (dashed circles),  
 590 and several transitions as depicted in Figure 7. The controller starts in the *Inactive* state.  
 591 This state is the only one in which reconfiguring the ETM (modifying the address filtering  
 592 registers) is allowed, as the ETM is *idle*. Once reconfiguration is completed, the controller  
 593 activates the ETM by asserting the TRCPRGCTLR.EN register (**A**), leading to a transition  
 594 state to guarantee that the ETM is not idle. Here, the tracer waits for the TRCSTATR.IDLE  
 595 register to be cleared before moving to the *Active-off* state (**B**). In *Active-off*, the ETM  
 596 is monitoring the PC, but not generating informative packets<sup>6</sup>, because the PC has not  
 597 reached any addresses specified by the address filtering registers. I.e. the PC has not reached  
 598 any milestones yet. When the PC reaches any of the specified addresses, Three packets  
 599 are emitted in order by the ETM: a *synchronization*, a *trace-on*, and an *address*  
 600 *packet*. This sequence signifies that a milestone was hit and the address packet includes  
 601 the current value of the PC. Then, the controller moves to the *Active-on* state (**C**). Otherwise,  
 602 the controller stays in *Active-off* (!**C**). Similar to its “*off*” counterpart, the *Active-on* state  
 603 keeps the ETR actively waiting for the next packet (!**D**). Once the packet is finally captured,  
 604 the controller (1) identifies the milestone hit via the PC, (2) computes the negative slack, and  
 605 (3) propagates the latter to the tracee. The controller then moves back to the *Active-off* state  
 606 (**D**). In both active states, the controller is allowed to request a change of address range to  
 607 monitor. In such case, the ETM must be set to *idle* by clearing the TRCPRGCTLR.EN register  
 608 (**D**). Then, the controller enters a transition state where it awaits for the TRCSTATR.IDLE  
 609 register to be asserted, ensuring the ETM is *idle* (**E**).

## 610 8 Evaluation

611 First, we evaluate TPAw0v to understand its performance in terms of milestone detection  
 612 delay, size of the trace blackout window, and overhead on the tracee. Next, we evaluate the

<sup>6</sup> In *Active-off* state the ETM still generates *synchronization* and *address packet* pairs at a very low rate. These packet pairs can be ignored for our purpose.





■ **Figure 7** Tracer’s controller as a finite state machine. ■ **Figure 8** Delivery time (cumulative) distribution.

613 ability to enact progress-aware profiling and controlled performance degradation.

## 614 8.1 Progress Assessment Performance

615 **(A) Delivery Time:** Let  $t$  denote the time at which tracee executes the first instruction in  
 616 the monitored MBB. The TU generates a trace packet toward the tracer via on-chip buses.  
 617 Let  $t'$  denote the time at which the tracer receives it. The delivery time  $\Delta t = t' - t$  has to  
 618 be comparably small so that the TPAw0v can operate effectively. To measure  $\Delta t$ , we use a  
 619 synthetic benchmark on the tracee in which the cycle counter is periodically read. MBBs are  
 620 chosen as the BBs where the cycles are sampled. The tracer reads the same cycle counter  
 621 upon receiving the signal. For a given MBB, the application’s timestamp is  $t$ ; the tracer’s  
 622 is  $t'$ . We sample 1500 data points, 50% in isolation and the rest with interference from  
 623 memory-intensive applications. Figure 8 shows the overall (cumulative) distribution. The  
 624 delivery time is upper-bounded by 5750 cycles, or  $4.4\mu s$  on our 1.3GHz tracee.

625 Recall that software-based detection methods [38, 58] inevitably introduce overhead due  
 626 to synchronous interrupt handling. In contrast, our method never interrupts the tracee. Due  
 627 to our monitoring scheme’s asynchronous nature, the delivery time is not an overhead term.  
 628 Nonetheless, it is informative to contrast the overhead for software-based detection to the  
 629 magnitude of our delivery time. A convenient way to obtain such measurement is to use  
 630 a widely-adopted Linux support for dynamic binary instrumentation, namely UPROBES [3].  
 631 They allow hooks to be registered at different locations of a user application. A software  
 632 interrupt is issued when a hook is reached and time can be sampled. We measured the  
 633 overhead of UPROBES at about  $4\mu s$ .

634 **(B) Blackout Window Size:** The reconfiguration of the TU is solely handled by the  
 635 function `reconfigure` residing in the control logic of the tracer. Thus by reading the cycle  
 636 counter before/after the function call of `reconfigure`, the size of  $T_r$  can be measured. We  
 637 conduct such measurements while running TPAw0v normally with target applications from  
 638 the SD-VBS suite [64] which is a diverse collection of computer vision applications. The  
 639 characteristics of these benchmarks have been extensively studied by the community [51, 52, 61].  
 640 Our measurements show that  $T_r$  is around  $3\mu s$ . Recall that we choose  $T_r$  in terms of number  
 641 of executed branch instructions. In the (very unlikely) worst case, all the instructions  
 642 executed during the blackout window are branch instructions. Thus, we conservatively set  
 643  $T_r = 10000$  given the 1.3GHz tracee.

644 **(C) Overhead on Tracee:** When the tracer only performs TPA but takes no regulation  
 645 actions, the target should only experience a negligible slowdown. Five SD-VBS benchmarks  
 646 were evaluated: `disparity`, `texture_synthesis`, `mser`, `tracking`, and `sift`.

647 We run benchmarks with their respective default inputs in two configurations: (1) without

■ **Table 1** Overhead (%) of tracer activity and TMG/trace size information.

Benchmark	disparity	text.	mser	tracking	sift
Mean(%)	0.512	-0.009	0.250	-0.072	0.168
Max(%)	0.585	0.033	0.263	-0.110	0.194
Min(%)	0.483	0.085	0.225	-0.059	0.173
# of MBBs in TMG	17	5	18	16	13
# of MBB hit in execution	143	1169	20	18	19
# of unfolding functions	1	1	1	1	2
TMG size (bytes)	340	108	408	320	324
Raw trace size (MB)	10	44.4	14	175.2	236.4
Filtered trace size (bytes)	1500	9400	210	350	300

648 TPAw0v, and (2) with TPAw0v but taking no regulation actions. Ten runs are conducted per  
 649 benchmark and in each configuration. The top section of Table 1 reports the slowdown caused  
 650 by TPAw0v on the benchmarks as a percentage of their runtime. Expectedly, the overhead is  
 651 low ( $< 0.6\%$ ). The low yet visible overhead in some applications might arise from interference  
 652 on the main interconnect between the tracer and the tracee CPUs. Implementing the tracer  
 653 on the on-chip FPGA might mitigate the issue [65] and further reduce the overhead. Negative  
 654 entries indicate that the applications run faster when traced. H. Shah et al. [56] observed  
 655 and theorized such counterintuitive timing anomalies.

656 **(D) Application Considerations:** The sum of delivery time and blackout window size  
 657 ( $\sim 7.4\mu s$ ) indicates the responsiveness of the tracer in detecting and reacting to milestone hits.  
 658 Thus, TPAw0v is better suited for applications with execution times on the order of  $10^3\mu s$   
 659 and above, e.g., data processing workloads. Approaches using software interrupts would incur  
 660 overheads of at least  $4\mu s$ , as measured on our platform. Thus, for short-lived applications, the  
 661 overhead introduced by software instrumentation would significantly degrade performance.


## 662 8.2 Evaluation of MB-TPA Use Cases

663 We hereby evaluate the last two use cases described in Section 6. For our evaluation,  
 664 we consider the same five aforementioned SD-VBS benchmarks. The memory-intensive  
 665 application `bandwidth` from `IsolBench` [63] is deployed on all the other cores to create  
 666 interference in both main memory and shared cache.


667 **(A) TMG Construction:** First, we provide information regarding TMGs and trace data  
 668 in the second section of Table 1. When a milestone is placed inside a loop, high granularity  
 669 regulation can be achieved. `disparity` and `texture synthesis` demonstrate such  
 670 granularity as the number of milestones hit is high. TMG size refers to the memory usage  
 671 for the tracer to store the binary TMG; raw traces are only used during the offline MG  
 672 refinement phase; the TU generates the filtered trace during online tracking.

673 **(B) Progress-aware Profiling:** When the execution reaches a milestone, we collect  
 674 architectural event statistics by directly reading the PMU event counters<sup>7</sup>. In this evaluation,  
 675 the architectural event monitored is the L2 data cache refill, i.e. we track last-level cache  
 676 misses. The benchmarks under evaluation run (1) in isolation and (2) with interference tasks.

<sup>7</sup> ETM can also report architectural events in the trace stream. ETM can optionally implement external inputs which connect to PMU event bus lines. Event packets can be inserted into the trace stream whenever the monitored events occur.



■ **Figure 9** Relationship between timeliness ( $x$ ), L2 cache misses ( $y$ ), and milestones (markers).




■ **Figure 10** The TMG for disparity and texture synthesis captures appropriate loops, achieving fine granularity. Despite a coarser control for mser, TPI is maintained.

677 In each case, the benchmark runs 20 times. The tracer reports the time and cache refill  
 678 statistics at each milestone hit. The relationship between elapsed time ( $x$ -axis), cumulative  
 679 number of L2 misses ( $y$ -axis), and milestones hit (markers)—and therefore segments of  
 680 executed code—as captured for three SD-VBS applications is reported in Figure 9. The figure  
 681 highlights that disparity and tracking suffer only marginally from cache contention,  
 682 while five milestones in mser are significantly impacted by contention in L2.

683 The significance of relating the consumption of hardware resources to progress is twofold.  
 684 First, resource management decisions can be enacted proactively as opposed to reactively.  
 685 Second, by comparing the expected profile at a milestone to what is observed online, a system  
 686 can identify the root causes of performance degradation and enact appropriate corrective  
 687 actions. The combination of progress tracking and progress-aware resource management  
 688 requires extensive research.

689 **(C) Controlled Performance Degradation:** In this scenario, we evaluate the ability to  
 690 set a degraded performance setpoint for the application under analysis and stop/resume  
 691 interfering cores based on the online slack calculation reported by the tracer. The behavior  
 692 of the five SD-VBS benchmarks is reported in Figure. 10. We compare the runtime under



■ **Figure 11** As target deviation  $\beta$  increases, the tracer becomes more conservative, and only resumes the co-runner when a sufficient positive slack presents. Thus, the application follows the set-point more closely for small  $\beta$ .

693 tracer-enforced regulation ("Regulated Run Time") with two other cases: (1) the nominal case,  
 694 i.e., the worst-case progress in isolation, and (2) the progress under unregulated interference  
 695 ("Co-runner w/o Regulation"). We use  $\alpha = 1.3$  and  $\beta = 7\%$ ; the resulting progress reference  
 696 is labeled "Set point." The history of accessed milestones in chronological order is reported  
 697 on the  $y$ -axis; the time elapsed between milestones is reported on the  $x$ -axis; the binary  
 698 decisions to suspend (red dot) or resume (green dot) the co-runners are reported.

699 In all the cases, the tracer was able to enforce a controllably degraded notion of TPI for  
 700 the target. Corrective measures are taken as soon as the detected progress falls below the  
 701 reference. The specific value of  $\beta$  we considered works well in most cases but becomes overly  
 702 conservative in the case of `mser`. In this case, preventing a slowdown in the early stages  
 703 (at milestones 2–4) is sufficient to ensure that the setpoint is met for the rest of the run.  
 704 The behavior of `sift` (Figure 10e) is interestingly different. The solo, uncontrolled, and  
 705 controlled progress nearly coincide. This indicates that `sift` is unaffected by the interference  
 706 tasks. The nominal progress, however, is slower than the above three. Recall that the  
 707 nominal time for each edge is taken as the maximum transfer time across all runs. But in a  
 708 single run, not all transfers take the worst-case time.

709 To better understand the impact of  $\beta$  on the behavior of the applications, we sweep  
 710 through values of  $\beta \in [1\%, \dots, 19\%]$  and present the results in Figure 11. The "Exec Time"  
 711 bar captures the runtime under contention and regulation. The "Ctrl. Ratio" bar reports the  
 712 fraction of time during which the real-time is below the set-point. As  $\beta$  increases, TPAw0v  
 713 becomes more conservative, and the aggressiveness of the regulation increases. `sift` is not  
 714 included since it does not suffer from performance degradation.

## 715 9 Conclusion

716 Prompted by the demand for high-performance embedded platforms, the design of modern  
 717 system-on-chip has gained in complexity at the expense of software predictability and  
 718 timeliness. We argue that reasoning on the progress of live applications must be a key  
 719 requirement to achieve *Timely Progress Integrity*. In this paper, we propose a method called  
 720 MB-TPA and present a prototype, TPAw0v, feasible on widely available commercial platforms  
 721 featuring tracing capabilities. Our experiments show that our prototype is successful in  
 722 tracking the progress of applications under test with near-zero overhead while operating on a  
 723 lower-performance core! Moreover, through its prototype implementation, we demonstrate  
 724 the capability of our model to detect execution anomalies and enforce corrective measures  
 725 to preserve TPI. We envision that the contributions made by this work represent the first  
 726 building blocks towards elaborated real-time policies with TPI at their core.

727 ——— **References** ———

- 728 1 Powertrace iii. <https://www.lauterbach.com/powertrace3.html>. Accessed: 01-03-  
729 2023.
- 730 2 Technology overview. <https://www.ghs.com/products/probe.html>. Accessed: 01-03-  
731 2023.
- 732 3 Uprobe-tracer: Uprobe-based event tracing. [https://docs.kernel.org/trace/  
733 uprobetracer.html](https://docs.kernel.org/trace/uprobetracer.html).
- 734 4 Working draft of the risc-v processor trace specification. [https://github.com/  
735 riscv-non-isa/riscv-trace-spec](https://github.com/riscv-non-isa/riscv-trace-spec). Accessed: 01-03-2023.
- 736 5 J. Abella, C. Hernandez, E. Quiñones, F. J. Cazorla, P. R. Conmy, M. Azkarate-askasua,  
737 J. Perez, E. Mezzetti, and T. Vardanega. Wcet analysis methods: Pitfalls and challenges on  
738 their trustworthiness. In *10th IEEE International Symposium on Industrial Embedded Systems  
739 (SIES)*, pages 1–10, 2015.
- 740 6 S. M. Ali Zeinolabedin, J. Partzsch, and C. Mayr. Analyzing arm coresight etmv4.x data trace  
741 stream with a real-time hardware accelerator. In *2021 Design, Automation & Test in Europe  
742 Conference & Exhibition (DATE)*, pages 1606–1609, 2021.
- 743 7 ARM. Coresight components technical reference manual, 2004.
- 744 8 ARM. CoreSight trace memory controller technical reference manual, 2010.
- 745 9 ARM. AMBA ATB Protocol Specification, 2012.
- 746 10 ARM. Embedded trace macrocell architecture specification etmv4.0 to etm4.6, 2012.
- 747 11 ARM. Arm architecture reference manual for a-profile architecture, 2013.
- 748 12 ARM. ARM CoreSight SoC-400 Technical Reference Manual, 2015.
- 749 13 S. Baruah, V. Bonifaci, G. D'Angelo, H. Li, A. Marchetti-Spaccamela, S. van der Ster, and  
750 L. Stougie. The preemptive uniprocessor scheduling of mixed-criticality implicit-deadline  
751 sporadic task systems. In *24th Euromicro Conference on Real-Time Systems (ECRTS 2012)*,  
752 pages 145–154, Los Alamitos, CA, USA, Jul 2012. IEEE Computer Society.
- 753 14 S. Baruah, A. Burns, and R. Davis. Response-time analysis for mixed criticality systems. In  
754 *2011 IEEE 32nd Real-Time Systems Symposium*, pages 34–43, 2011.
- 755 15 A. Bastoni, B. B. Brandenburg, and J. H. Anderson. Cache-related preemption and migration  
756 delays : Empirical approximation and impact on schedulability. In *Proceedings of the 6th  
757 annual workshop on. Operating Systems Platforms for Embedded Real-Time Applications*,  
758 volume 10 of *OSPERT'10*, page 33–44, 2010.
- 759 16 E. Betti, S. Bak, R. Pellizzoni, M. Caccamo, and L. Sha. Real-time i/o management system  
760 with cots peripherals. *IEEE Transactions on Computers*, 62(1):45–58, 2013.
- 761 17 R. J. Bril, S. Altmeyer, M. M. H. P. van den Heuvel, R. I. Davis, and M. Behnam. Fixed priority  
762 scheduling with pre-emption thresholds and cache-related pre-emption delays: integrated  
763 analysis and evaluation. *Real-Time Systems*, 53(4):403–466, Jul 2017.
- 764 18 A. Burns and R. I. Davis. *Mixed Criticality Systems - A Review : (13th Edition, February  
765 2022)*. February 2022.
- 766 19 M. Caccamo, G. Buttazzo, and L. Sha. Elastic feedback control. In *Proceedings 12th Euromicro  
767 Conference on Real-Time Systems. Euromicro RTS 2000*, pages 121–128, 2000.
- 768 20 H. Cassé and P. Sainrat. OTAWA, a Framework for Experimenting WCET Computations. In  
769 *Conference ERTS'06*, Toulouse, France, Jan. 2006.
- 770 21 I. Corp. Intel 64 and IA-32 Architectures Software Developer's Manual Volume 3 (3A, 3B, 3C  
771 & 3D): System Programming Guide, 2022.
- 772 22 E. W. Dijkstra. A note on two problems in connexion with graphs. *Numerische mathematik*,  
773 1(1):269–271, 1959.
- 774 23 P. Dinges and G. Agha. Targeted test input generation using symbolic-concrete backward  
775 execution. In *Proceedings of the 29th ACM/IEEE International Conference on Automated  
776 Software Engineering, ASE '14*, page 31–36, New York, NY, USA, 2014. Association for  
777 Computing Machinery.

- 778 24 P. Ekberg and W. Yi. Outstanding paper award: Bounding and shaping the demand of  
779 mixed-criticality sporadic tasks. In *2012 24th Euromicro Conference on Real-Time Systems*,  
780 pages 135–144, 2012.
- 781 25 L. Feng, J. Huang, J. Hu, and A. Reddy. Fastcfi: Real-time control-flow integrity using fpga  
782 without code instrumentation. *ACM Trans. Des. Autom. Electron. Syst.*, 26(5), jun 2021.
- 783 26 R. Gifford, N. Gandhi, L. T. X. Phan, and A. Haeberlen. DNA: Dynamic resource allocation  
784 for soft real-time multicore systems. In *27th IEEE Real-Time and Embedded Technology and  
785 Applications Symposium (RTAS '21)*, May 2021.
- 786 27 G. Gracioli, A. Alhammad, R. Mancuso, A. A. Fröhlich, and R. Pellizzoni. A survey on cache  
787 management mechanisms for real-time embedded systems. *ACM Comput. Surv.*, 48(2), nov  
788 2015.
- 789 28 X. Gu and A. Easwaran. Dynamic budget management with service guarantees for mixed-  
790 criticality systems. In *2016 IEEE Real-Time Systems Symposium (RTSS)*, pages 47–56,  
791 2016.
- 792 29 X. Gu, A. Easwaran, K.-M. Phan, and I. Shin. Resource efficient isolation mechanisms in  
793 mixed-criticality scheduling. In *2015 27th Euromicro Conference on Real-Time Systems*, pages  
794 13–24, 2015.
- 795 30 J. Gustafsson. Usability aspects of WCET analysis. In *2008 11th IEEE International  
796 Symposium on Object and Component-Oriented Real-Time Distributed Computing (ISORC)*,  
797 pages 346–352, 2008.
- 798 31 D. Hardy, B. Rouxel, and I. Puaut. The Heptane Static Worst-Case Execution Time Estimation  
799 Tool. In J. Reineke, editor, *17th International Workshop on Worst-Case Execution Time  
800 Analysis (WCET 2017)*, volume 57 of *OpenAccess Series in Informatics (OASICs)*, pages  
801 8:1–8:12, Dagstuhl, Germany, 2017. Schloss Dagstuhl–Leibniz-Zentrum fuer Informatik.
- 802 32 A. Hoppe, J. Becker, and F. L. Kastensmidt. High-speed hardware accelerator for trace  
803 decoding in real-time program monitoring. In *2021 IEEE 12th Latin America Symposium on  
804 Circuits and System (LASCAS)*, pages 1–4, 2021.
- 805 33 T.-Y. Huang, J.-S. Liu, and D. Hull. A method for bounding the effect of dma i/o interference  
806 on program execution time. In *17th IEEE Real-Time Systems Symposium*, pages 275–285,  
807 1996.
- 808 34 M. Kadar, G. Fohler, D. Kuzhiyelil, and P. Gorski. Safety-aware integration of hardware-  
809 assisted program tracing in mixed-criticality systems for security monitoring. In *2021 IEEE  
810 27th Real-Time and Embedded Technology and Applications Symposium (RTAS)*, pages 292–305,  
811 2021.
- 812 35 R. Kirner and P. P. Puschner. Discussion of misconceptions about WCET analysis. In  
813 J. Gustafsson, editor, *Proceedings of the 3rd International Workshop on Worst-Case Execution  
814 Time Analysis, WCET 2003 - a Satellite Event to ECRTS 2003, Polytechnic Institute of Porto,  
815 Portugal, July 1, 2003*, volume MDH-MRTC-116/2003-1-SE, pages 61–64. Department of  
816 Computer Science and Engineering, Mälardalen University, Box 883, 721 23 Västerås, Sweden,  
817 2003.
- 818 36 A. Kritikakou, T. Marty, and M. Roy. Dynascore: Dynamic software controller to increase  
819 resource utilization in mixed-critical systems. *ACM Trans. Des. Autom. Electron. Syst.*, 23(2),  
820 oct 2017.
- 821 37 A. Kritikakou, C. Pagetti, O. Baldellon, M. Roy, and C. Rochange. Run-time control to  
822 increase task parallelism in mixed-critical systems. In *2014 26th Euromicro Conference on  
823 Real-Time Systems*, pages 119–128, 2014.
- 824 38 A. Kritikakou, C. Rochange, M. Faugère, C. Pagetti, M. Roy, S. Girbal, and D. G. Pérez.  
825 Distributed run-time WCET controller for concurrent critical tasks in mixed-critical systems.  
826 In *Proceedings of the 22nd International Conference on Real-Time Networks and Systems*,  
827 RTNS '14, page 139–148, New York, NY, USA, 2014. Association for Computing Machinery.

- 828 39 D. Kuzhiyelil, P. Zieris, M. Kadar, S. Tverdyshev, and G. Fohler. Towards transparent  
829 control-flow integrity in safety-critical systems. In *International Conference on Information*  
830 *Security*, pages 290–311. Springer, 2020.
- 831 40 C.-G. Lee, H. Hahn, Y.-M. Seo, S. L. Min, R. Ha, S. Hong, C. Y. Park, M. Lee, and C. S. Kim.  
832 Analysis of cache-related preemption delay in fixed-priority preemptive scheduling. *IEEE*  
833 *Transactions on Computers*, 47(6):700–713, 1998.
- 834 41 J. Lee, H. S. Chwa, L. T. X. Phan, I. Shin, and I. Lee. Mc-adapt: Adaptive task dropping in  
835 mixed-criticality scheduling. 16(5s), sep 2017.
- 836 42 D. Liu, J. Spasic, N. Guan, G. Chen, S. Liu, T. Stefanov, and W. Yi. Edf-*vd* scheduling of  
837 mixed-criticality systems with degraded quality guarantees. In *2016 IEEE Real-Time Systems*  
838 *Symposium (RTSS)*, pages 35–46, 2016.
- 839 43 D. Lo, M. Ismail, T. Chen, and G. E. Suh. Slack-aware opportunistic monitoring for real-time  
840 systems. In *2014 IEEE 19th Real-Time and Embedded Technology and Applications Symposium*  
841 *(RTAS)*, pages 203–214, 2014.
- 842 44 C. Lu, J. A. Stankovic, S. H. Son, and G. Tao. Feedback control real-time scheduling:  
843 Framework, modeling, and algorithms\*. *Real-Time Systems*, 23(1):85–126, Jul 2002.
- 844 45 T. Lugo, S. Lozano, J. Fernández, and J. Carretero. A survey of techniques for reducing  
845 interference in real-time applications on multicore platforms. *IEEE Access*, 10:21853–21882,  
846 2022.
- 847 46 M. Lv, Z. Gu, N. Guan, Q. Deng, and G. Yu. Performance comparison of techniques on  
848 static path analysis of wcet. In *2008 IEEE/IFIP International Conference on Embedded and*  
849 *Ubiquitous Computing*, volume 1, pages 104–111, 2008.
- 850 47 M. Lv, N. Guan, J. Reineke, R. Wilhelm, and W. Yi. A survey on static cache analysis for  
851 real-time systems. *Leibniz Transactions on Embedded Systems*, 3(1):05:1–05:48, Jun. 2016.
- 852 48 C. Maiza, H. Rihani, J. Rivas, J. Goossens, S. Altmeyer, and R. Davis. A Survey of Timing  
853 Verification Techniques for Multi-Core Real-Time Systems. *ACM Comput. Surv.*, 52(3), June  
854 2019.
- 855 49 R. Mancuso, R. Dudko, E. Betti, M. Cesati, M. Caccamo, and R. Pellizzoni. Real-time  
856 cache management framework for multi-core architectures. In *2013 IEEE 19th Real-Time and*  
857 *Embedded Technology and Applications Symposium (RTAS)*, page 45–54, 2013.
- 858 50 H. S. Negi, T. Mitra, and A. Roychoudhury. Accurate estimation of cache-related preemption  
859 delay. In *Proceedings of the 1st IEEE/ACM/IFIP International Conference on Hardware/Soft-*  
860 *ware Codesign and System Synthesis*, CODES+ISSS '03, page 201–206, New York, NY, USA,  
861 2003. Association for Computing Machinery.
- 862 51 M. Nicolella, D. Hoornaert, S. Roozkhosh, A. Bastoni, and R. Mancuso. Know your enemy:  
863 Benchmarking and experimenting with insight as a goal. In *2022 IEEE Real-Time Systems*  
864 *Symposium (RTSS)*, RTSS 2022, 2022.
- 865 52 M. Nicolella, S. Roozkhosh, D. Hoornaert, A. Bastoni, and R. Mancuso. Rt-bench: An  
866 extensible benchmark framework for the analysis and management of real-time applications.  
867 In *Proceedings of the 30th International Conference on Real-Time Networks and Systems*,  
868 RTNS 2022, page 184–195, New York, NY, USA, 2022. Association for Computing Machinery.
- 869 53 A. Papadopoulos, E. Bini, S. Baruah, and A. Burns. Adaptmc: A control-theoretic approach  
870 for achieving resilience in mixed-criticality systems. pages 14:1–14:22, Dagstuhl, July 2018.  
871 LIPICS.
- 872 54 J. Ren and L. X. Phan. Mixed-criticality scheduling on multiprocessors using task grouping. In  
873 *2015 27th Euromicro Conference on Real-Time Systems (ECRTS)*, pages 25–34, Los Alamitos,  
874 CA, USA, Jul 2015. IEEE Computer Society.
- 875 55 G. Schwaricke, R. Tabish, R. Pellizzoni, R. Mancuso, A. Bastoni, A. Zuepke, and M. Caccamo.  
876 A real-time virtio-based framework for predictable inter-vm communication. In *2021 IEEE*  
877 *Real-Time Systems Symposium (RTSS)*, pages 27–40, 2021.

- 878 **56** H. Shah, K. Huang, and A. Knoll. Timing anomalies in multi-core architectures due to the  
879 interference on the shared resources. In *2014 19th Asia and South Pacific Design Automation*  
880 *Conference (ASP-DAC)*, pages 708–713, 2014.
- 881 **57** Y. Shoshitaishvili, R. Wang, C. Salls, N. Stephens, M. Polino, A. Dutcher, J. Grosen, S. Feng,  
882 C. Hauser, C. Kruegel, and G. Vigna. SoK: (State of) The Art of War: Offensive Techniques  
883 in Binary Analysis. In *IEEE Symposium on Security and Privacy*, 2016.
- 884 **58** S. Sinha, R. West, and A. Golchin. Pastime: Progress-aware scheduling for time-critical  
885 computing. *arXiv preprint arXiv:1908.06211*, 2019.
- 886 **59** P. Sohal, R. Tabish, U. Drepper, and R. Mancuso. E-warp: A system-wide framework for  
887 memory bandwidth profiling and management. In *2020 IEEE Real-Time Systems Symposium*  
888 *(RTSS)*, pages 345–357, 2020.
- 889 **60** J. Stankovic, C. Lu, S. Son, and G. Tao. The case for feedback control real-time scheduling. In  
890 *Proceedings of 11th Euromicro Conference on Real-Time Systems. Euromicro RTS'99*, pages  
891 11–20, 1999.
- 892 **61** D. Tarapore, S. Roozkhosh, S. Brzozowski, and R. Mancuso. Observing the invisible: Live  
893 cache inspection for high-performance embedded systems. *IEEE Transactions on Computers*,  
894 71(3):559–572, 2022.
- 895 **62** P. K. Valsan, H. Yun, and F. Farshchi. Taming non-blocking caches to improve isolation  
896 in multicore real-time systems. In *2016 IEEE Real-Time and Embedded Technology and*  
897 *Applications Symposium (RTAS)*, pages 1–12, 2016.
- 898 **63** P. K. Valsan, H. Yun, and F. Farshchi. Taming non-blocking caches to improve isolation  
899 in multicore real-time systems. In *2016 IEEE Real-Time and Embedded Technology and*  
900 *Applications Symposium (RTAS)*, pages 1–12, 2016.
- 901 **64** S. K. Venkata, I. Ahn, D. Jeon, A. Gupta, C. Louie, S. Garcia, S. Belongie, and M. B. Taylor.  
902 SD-VBS: The san diego vision benchmark suite. In *2009 IEEE International Symposium on*  
903 *Workload Characterization (IISWC)*, pages 55–64, 2009.
- 904 **65** Xilinx. Zynq UltraScale+ Device Technical Reference Manual, 2023.
- 905 **66** H. Yun, R. Mancuso, Z. P. Wu, and R. Pellizzoni. PALLOC: DRAM bank-aware memory  
906 allocator for performance isolation on multicore platforms. In *2014 IEEE 19th Real-Time and*  
907 *Embedded Technology and Applications Symposium (RTAS)*, page 155–166, 2014.
- 908 **67** H. Yun, G. Yao, R. Pellizzoni, M. Caccamo, and L. Sha. Memguard: Memory bandwidth  
909 reservation system for efficient performance isolation in multi-core platforms. In *2013 IEEE*  
910 *19th Real-Time and Embedded Technology and Applications Symposium (RTAS)*, pages 55–64,  
911 2013.
- 912 **68** M. Zini, G. Cicero, D. Casini, and A. Biondi. Profiling and controlling i/o-related memory  
913 contention in cots heterogeneous platforms. *Software: Practice and Experience*, 52(5):1095–  
914 1113, 2022.