

CERN LIBRARIES, GENEVA



AT00000314




Acad. Train

234

A TPC event: (tau-candidate)

- (1) TPC XY display, (2) TPC XZ display, (3) TPC YZ display.
- (4) Contiguity Trigger display:
dots: Image Memories,
circles: Contiguity Mask Network results (found tracks).



TRIGGER: T1 AT LHC

PROBLEM(S):

- BCO INTERVAL: 15 ns
- ON AVERAGE 30 INTERACTIONS / BCO !!
 - ↓
NOTHING ONE CAN DO

SOLUTION FOR 15 ns: PIPELINING

1. PIPELINING DATA

DATA MUST WAIT FOR T1 DECISION
(I.E. ≈ 1000 BCOs IN THE PIPE)

2. PIPELINING TRIGGER

trigger implemented in steps of 15 ns
(or if "FARM OF TRIGGER", steps of $N \times 15$ ns)

ANALOG PIPELINING? DIGITAL PIPELINING?

BIG ISSUE: TIMING CONTROL
SYNCHRONISATION

(15 ns IS 3 m OF CABLE!)

TRIGGER: H/W (Cont'd)

• CENTRAL DECISION LOGIC

• LOOK UP TABLES

THE IDEA IS TO USE N BOOLEAN INFORMATIONS
TO MAKE A SINGLE DECISION : YES / NO

→ USE A RAM OF 2^N BITS

EXAMPLE : $N=3$

EM	μ	TR.
----	-------	-----

HENCE TO SET A TRIGGER

E.G. ON "SINGLE PHOTONS":

$\phi, \phi, \phi, \phi, 1, \phi, \phi, \phi$


ON "INCLUSIVE μ 's":

$\phi, \phi, 1, 1, \phi, \phi, 1, 1$

$\phi \ \phi \ \phi$	No track, no EM
$\phi \ \phi \ 1$	Track, no μ
$\phi \ 1 \ \phi$	μ , track inefficient
$\phi \ 1 \ 1$	μ track
$1 \ \phi \ \phi$	EM, no track
$1 \ \phi \ 1$	EM, track, no μ
$1 \ 1 \ \phi$	EM, μ , track ineffic
$1 \ 1 \ 1$	EM, μ track

→ PROBLEM: IF N IS LARGE, THIS BECOMES PROH. BITW.

⇒ USE SEVERAL CHANNEL L.U.T:



MEMORY NEEDED:

$$n_1 2^{N_1} + n_2 2^{N_2} + 2^{n_1+n_2}$$


E.G. IF $N=2$

$$N_1 = 10, N_2 = 10, n_1 = n_2 = 4$$

$$4 \cdot 2^{10} + 4 \cdot 2^{10} + 2^4 = 8448$$

INSTANT. OF 1,048,576 (1 MB)

The Central Decision Module



TRIGGER : S/W TRIGGERS

MAIN CHARACTERISTICS: • ASYNCHRONOUS WITH THE EVENT

- EMBEDDED INSIDE THE DAQ SYSTEM
- USE EMBEDDED PROCESSORS

SOME DECISION IS MADE BY THE READOUT PROCESSORS THEMSELVES, OR BY A DEDICATED PROCESSOR, UNDER CONTROL OF THE READOUT

EXAMPLES: DELPHI T3 → 68000 / 68020
EMBEDDED PROCESSOR

DELPHI L3 T3 T4] → EMULATORS INTERFACE
 TO FASTBUS


- USE "FARMS" CONNECTED TO THE MAIN DAQ COMPUTER

- FARMS OF μ PROCESSORS
- FARMS OF μ UAX CPUs (ALEPH T3)
- FARMS OF APOLLOS (OPAL: DN10000 RAWL FOR TAGGING)

- FAST DECISION PROCESSORS
IN BETWEEN "H/W" & "S/W" TRIGGERS
CHARACTERISED BY :

- HIGH SPEED ($\sim 1\text{ ms}$)
- LOW LEVEL OF PROGRAMMATION
- DIRECT INTERFACE TO H/W ON INPUT SIDE



TYPICAL EXAMPLE: XOP PROCESSORS FOR LEVEL 2
IN L3



- OPERATING ON A STREAM \neq FROM MAIN DATA STREAM
- LOW NUMBER OF INFOS ($< 256/\text{MMB}$)
- VERY HIGH PERFORMANCE ON FASTBUS
 $< 560\mu\text{s}$ TO FETCH A FULL EVENT
- FAST DECISION TIME
 $\approx 10\text{ ms}$

TRIGGER : CONTROL

- GOAL :
- TRANSMIT TO FRONT END (FE) ELECTRONICS TIMING SIGNALS & TRIGGER DECISIONS
 - HANDLE THE LOCKING OF TRIGGERS WHILE FE'S ARE BUSY
 - PROVIDE DETECTORS WITH STANDALONE TEST FACILITIES



$$\Delta T = \sum_{\text{Levels}} (\text{NUMBER OF BLO'S LOST}) \cdot f_i / \text{BLO-FREQUENCY}$$

DEAD TIME ON A BURSTED MACHINE
(e.g. LEP)

TRIGGER : CONTROL (CONT'D)

EXAMPLES :

$$\text{ALEPH} : \quad DT = (4 \cdot f_1 + 1000 \cdot f_2) / 44500$$

With $f_1 = 8 \text{ Hz}$, $f_2 = 1.5 \text{ Hz}$:

$$DT = 3.4\%$$

$$\text{DELPHI} : \quad DT = (1 \cdot f_1 + 300 \cdot f_2) / 44500$$

With $f_1 = 12 \text{ Hz}$, $f_2 = 1.5 \text{ Hz}$

$$DT = 1.0\%$$

IF THE BCO FREQUENCY INCREASES, NO CHANGE IN THE DEADTIME, EXCEPT WHEN BCO TIME BECOMES CLOSE TO T1 DECISION TIME ...



TRIGGER CONTROL DEVICES

- HIGHLY EXPERIMENT DEPENDENT.
- RELY ON A WELL DEFINED "TRIGGER PROTOCOL"
- FOLLOW THE HIERARCHICAL STRUCTURE OF THE EXPERIMENT

CENTRAL UNIT (MAIN TRIGGER SUPERVISOR)

- RECEIVES MACHINE TIMING SIGNALS :
 - WARNING EJECTION FOR FIXED TARGET
 - BCO FOR COLLIDER
- CONNECTS TO THE CENTRAL TRIGGER DECISION
- HANDLES DETECTOR'S BUSY SIGNALS
- SENDS TIMING SIGNALS + SYNCMRO TO LOCAL UNITS

TRIGGER : CONTROL (CONT'D)

LOCAL UNITS (LOCAL TRIGGER SUPERVISORS)


- RECEIVES C.U. SIGNALS
- TRANSMITS TO LOCAL READOUT PROCESSORS
- HANDLES LOCAL BUSY PROTOCOL & TRANSMITS TO CENTRAL UNIT
- ALLOWS TO RUN LOCAL DETECTOR IN STANDALONE NODE (TEST TRIGGERS)

READOUT PROCESSORS

- RECEIVES L.T.U. SYNCHRO SIGNALS
- REPORT BUSY STATUS TO L.T.U

THIS LINKS TO THE NEXT
TOPIC OF THESE LECTURES :

DATA ACQUISITION



- DAQ ARCHITECTURE

THIS IS A SECRET : " ALL LEP DETECTORS HAVE GOT THE SAME ! "

- DAQ IMPLEMENTATION

OR : WHERE THE EXPERIMENTS REALLY ARE DIFFERENT

WHEN HARDWARE IS CLOSER TO ARTISTIC CREATION THAN ANYWHERE ELSE


OR : HOW TO MAKE A CHOICE ?

DAQ : GOALS

- * GATHER INFORMATION FROM ALL DETECTOR
 - AS FAST AS POSSIBLE
 - AS COMPACT AS POSSIBLE
 - AS RELIABLY AS POSSIBLE
- * TRANSFER THEM ONTO A MASS STORAGE MEDIUM

THE PROBLEM IS ALWAYS THE SAME
THE SOLUTIONS ARE ALL DIFFERENT

... BUT THE BASIC IDEAS ARE
ALL THE SAME



DAQ: ARCHITECTURE

1) LEVELS

- IDENTIFY SEGMENTATION LEVELS IN THE TREE

* FRONT END ELECTRONICS

- RECEIVES DIRECTLY SIGNALS FROM THE DETECTOR + TRIGGER & TIMING SIGNALS
- PRODUCES DIGITIZED INFORMATION
- DON'T FORGET TRIGGER MODULES

[* CRATE CR CRATE CLUSTER LEVEL]

NEEDED IF TOO MANY FE MODULES

* DETECTOR LEVEL

- MERGES DATA FROM SEVERAL FE/CRATES
- USUALLY THERE IS A NEED TO OPERATE ALSO EACH DETECTOR INDEPENDENTLY OF OTHERS + MONITORING OF DATA

* CENTRAL DAG

- MERGES DETECTORS DATA → BUILDS EVENTS
- PERFORMS T3/T4 REJECTION
- LOGS DATA onto MASS STORAGE

** DAG CONTROL

- PERFORM THE OVERALL CONTROL OF DAG (CONFIGURATION, RUN CONTROL, LOGGING CONTROL, ERROR REPORTING)

DAQ : ARCHITECTURE (Cont'd)

- EXAMPLES

- SMALL EXPERIMENT (FEW CAMAC/VME/FB CRATE)
2 LEVELS :

- 1) FE

- 2) CENTRAL DAQ

- LEP EXPERIMENTS


4 LEVELS

- 1) FE

- 2) CRATES (NOT FOR ALL DETECTORS)

- 3) DETECTOR


- 4) CENTRAL DAQ





DAQ : ARCHITECTURE

2) ELEMENTARY CELL

- AT EACH LEVEL, THERE IS ONE ELEMENTARY CELL WHICH CAN BE DESCRIBED IN TERMS OF
 - BUFFERS (Source Buffer / Destination Buffer)
 - TRANSFER PROCESSOR (TP)
 - CONTROL MESSAGES (Data-Ready / taken/[Author:
*(next transparency)])
- SPECIAL CASE OF FE LEVEL
 - SAME PATTERN
 - NO "UPSTREAM" PROCESSOR
 - NOT NECESSARILY A "TRANSFER PROCESSOR"



Control of Transfers




DAQ : H/W IMPLEMENTATION

1) CHOICE OF (A) STANDARD(S)

• CAMAC (FROM EARLY '70s)

BASICALLY A 2 LEVEL BUS STANDARD



• SLAVE MODULE

- A SLAVE MAY BE AUXILIARY CRATE CONTROLLER BUT NO CRATE TO CRATE LINK
- A SLAVE MAY BE BRANCH CONTROLLER
- NO BUS RESERVATION, NO SLAVE LOCKING
- SMALL SIZE FOR BOARDS
- LIMITED TO 7 CRATES ON A BRANCH, 23 STATIONS IN A CRATE

PERFORMANCES: $\approx 3 \mu\text{s}$ FOR 24 bits

- NO REAL "BLOCK TRANSFER" MODE DEFINED IN THE SPECS

USE: VERY ROBUST SYSTEM STILL IN USE IN MANY SMALL / MEDIUM SIZE EXP^{ts}.

USED FOR SPECIFIC F.E. IN SEVERAL LEP EXP^{ts}

AVAILABILITY:

- LARGE VARIETY OF F.E. MODULES
- INTERFACED TO MANY DAQ COMPUTERS
- SOME PROCESSORS ACC / BIT SLICE / GPI

DAQ : H/W-BUS STANDARD

• VME (\approx '80)

ORIGINALLY SINGLE CRATE BUS STANDARD FOR INDUSTRIAL CONTROL SYSTEMS

- 32 BIT BUS
- MULTI SLAVE / MASTER BUS
- SECONDARY BUS (VSB)

PERFORMANCES : $\approx 16 \text{ Mb/s}$ (250 ns/32bit WORD)

AVAILABILITY OF MODULES :

VERY LARGE VARIETY OF MODULES:

- CPU BOARDS : 68K, 68020, 68030
- MEMORIES : RAM UP TO 16 Mb
- ETHERNET INTERFACES
- DISK INTERFACES
- HOST COMPUTER INTERFACES (VAX, Macintosh...)
- INTERFACES TO OTHER BUSES (CAMAC, FASTBUS)
- F.E. ELECTRONICS : LESS THAN CAMAC, BUT EASY TO DESIGN + BUILD DEDICATED BOARDS

URATE INTERCONNECTION :

NOT PART OF THE STANDARD ORIGINALLY
→ SEVERAL "HOME MADE" IMPLEMENTATIONS
(e.g. VIP FOR OPAL)

USE : UA1 }
 OPAL } MAINLY FROM "DETECTOR LEVEL"
 } ONWARDS

DATQ : H/W - BUS STANDARD

• FASTBUS

(END OF '80's)

DESCRIPTION

- 32 BIT BUS (ADDRESS & DATA MULTIPLEXED)
- MULTI-SEGMENT (CRATES & CABLES)
- MULTI-MASTER (WITH BUS RESERVATION + SLAVE LOCKING)
- BLOCK TRANSFER ORIENTED
- TWO SPACES SLAVES (DATA + CONTROL)
- COMPLEX H/W SPECIFICATIONS
- S/W SPECIFICATION (NOT MANDATORY)
- LIMITED (I.E. POOR) IN CONTROL SIGNALS
(ONLY ONE SERVICE REQUEST LINE
+ LIMITED INTERRUPT MESSAGE SYSTEM)

PERFORMANCE

- CRATE INTERNAL TRANSFERS \approx 40 Mb/sec
USUAL IMPLEMENTATIONS: \approx 16 Mb/s in B.T
- SEGMENT TO SEGMENT TRANSFERS:
ADD: 2 * 20 ns FOR EACH SEGMENT INTER
2 * 6 ns FOR EACH METER OF CR
e.g. FOR 2 SIs + 50 m of cable + 250 ns SLA
 \approx 4 Mbytes/s

AVAILABILITY OF MODULES

RATHER FEW COMMERCIAL MODULES:

- SI + ALC + ANC (AUXILIARY LOGICS)
- μ P boards: AEB, GPM, FIP
- FE Electronics: Almost all custom design

FASTBUS (CONT'D)

ADVANTAGES:

- LARGE BOARDS (LIMITS THE NUMBER OF INTERFACE FOR A GIVEN NUMBER OF CHANNELS)
- FAST BLOCK TRANSFERS
- ALLOWS COMPLEX ARCHITECTURES (NOT ONLY TREES)

DISADVANTAGES:

- LARGE BOARDS → EXPENSIVE FOR SIMPLE APPLICATIONS
- NOT THAT FAST FOR SINGLE WORD READ / WRITE + LIMITED CONTROL SIGNALS
- ALLOWS COMPLEX ARCHITECTURES (BUT WE USUALLY DO NOT NEED IT, TREES ARE SUFFICIENT)
- LARGE S/W OVERHEAD FOR ERROR & BUS CONVENTION CASES

FUTUREBUS, SUPERBUS, OMNIBUS

IN THE COMING YEARS, THIS FIELD WILL EVOLVE MORE RAPIDLY THAN IN THE PAST 20 YEARS, TAKING ADVANTAGE OF:
• NEW TECHNOLOGY
• EXPERIENCE

I HOPE THAT A BUS WILL COME OUT MERGING ALL ADVANTAGES OF EXISTING BUSES, ESPECIALLY COMMERCIAL AVAILABILITY OF MODULES

CHALLENGE OF THE 90'S

Daq : H/W - BUS STANDARD

- How to choose ?

1) THERE IS NO TRUTH

2) THERE ARE FASHIONS, PREFERENCES,
SUBJECTIVITY

ALTHOUGH FOR LARGE EXPERIMENTS AN HYBRID
SYSTEM SHOULD BE THE BEST, TRY AND MINIMISE
THE NUMBER OF STANDARDS.

• UA1 : CAMAC FOR F.E.

VMEM FOR CENTRAL DAQ

• OPAL : CAMAC, FASTBUS, VMEM FOR F.E

VMEM FOR DETECTOR LEVEL + CENTRAL D

• ALEPH : FASTBUS

• L3 : FASTBUS

• DELPHI : FASTBUS + A FEW CAMAC CRATES FOR F.E.

• UA2 : FASTBUS

DON'T FORGET : WHATEVER YOU CHOOSE, YOU WILL
REGRET IT AT LEAST ONCE !

DAG : H/W IMPLEMENTATION

2) CHOICE OF MODULES

COMPROMISE BETWEEN FUNCTIONALITY, LONG TERM AVAILABILITY / MAINTENANCE, MANPOWER ... AND PRICE

- CAMAC, VME : * CHOOSE ON THE PRICE LISTS
* BUILD WHAT IS MISSING
- FASTBUS : * ALSO LOOK IN THE PRICE LISTS ...
... BUT THEY ARE FATHER POOR
* DEFINE VERY PRECISELY YOUR NEEDS
IN TERMS OF FUNCTIONALITY - IN PARTICULAR FOR
 μ -PROCESSOR BASED MODULES :
 - FASTBUS FUNCTIONS (SLAVE, MASTER, SINGLE OR MULTI-SEGMENT)
 - OPERATING SYSTEMS SUPPORTED BY THE μ P.
 - LANGUAGES " " " "
 - MEMORY SIZE (EPROM + RAM)
 - SECONDARY CONNECTIONS TO THE OUTSIDE WORLD (RS232, ETHERNET ...)
 - FASTBUS HANDLING (IN PARTICULAR ERROR CONDITIONS + MULTITASKING ASPECTS)

S

FB IS A SINGLE USER BUS :
BE CAREFUL WITH MULTITASKING
OPERATING SYSTEMS

HERE ALSO: THERE IS NO TRUTH
ANYWAY : SINCE IN SOFTWARE, EVERYTHING IS FEASIBLE ! ..


DAQ : H/W IMPLEMENTATION

3) BUFFER SIZES (OR: "TIME IS MONEY")

THE SIZE OF EACH BUFFER (I.E. THE NUMBER OF EVENTS WHICH IT CAN CONTAIN) DEPENDS MAINLY ON THE TIME THE EVENT STAYS IN THE

BUFFER OCCUPANCY TIME :

IT IS THE TIME ELAPSED BETWEEN THE "RESERVATION" OF THE BUFFER SLOT AND THE "RELEASE"




$$\bullet \text{AVERAGE CONDITION : } N_{\text{events}}^{\max} > T_{\text{mean}} \cdot F_{\text{input}}$$

↓
 MEAN OCCUPANCY TIME
 ↓
 INPUT FREQUENCY

NECESSARY, BUT NOT SUFFICIENT! FAR FROM THAT

- ONE MUST "DERANDOMIZE" THE ARRIVAL TIMES IN ORDER TO COPE WITH "BURSTS" OF EVENTS



Probability of getting N events in time interval T
if the frequency is F

DAQ: H/W - BUFFER SIZE

ROUGH ESTIMATE OF HOW BIG BUFFERS MUST BE

ONE STARTS HAVING TROUBLE WHEN N EVENTS COME IN BEFORE THE FIRST ONE HAS BEEN READ OUT, AND FILL THE BUFFER, HENCE BLOCKING THE "PRODUCER"

IF $\frac{1}{F_{\text{input}}}$ IS LARGE COMPARED TO Z_{mean}

THE NUMBER OF EVENTS COMING IN DURING A TIME Z FOLLOWS A POISSON DISTRIBUTION:

$$P(N) = e^{-ZF} \frac{(ZF)^N}{N!}$$

(SEE FIGURE)

THE EXACT ESTIMATION IS MORE COMPLEX, DEPENDS ON THE S/W IMPLEMENTATION, AND ON THE INPUT & OUTPUT TIMES \Rightarrow NEEDS SIMULATION (NOT EASY...)

SUMMARY: THE MORE TIME ONE USES TO TRANSFER EVENTS, THE LARGER BUFFERS MUST BE



TIME COSTS MONEY!

DAQ : S/W DESIGN

1) CHOICE OF AN OPERATING SYSTEM

IMPORTANT PROPERTIES TO TAKE INTO ACCOUNT:

- 1) USER FRIENDLYNESS
- 2) PACKAGES FOR COMMUNICATION (TCP-IP, RAC, COTS, TPC)
- 3) SUPPORTED LANGUAGES (C, FORTRAN?, ASSEMBLER?)
- 4) INTRINSIC PERFORMANCE (CONTEXT SWITCHING, INTERRUPT LATENCY).

AT LEP & L'A, MOST PROCESSORS HAVE
A CRAY FAMILY PROCESSOR.

2) OPERATING SYSTEMS USED (MAINLY)

- MONICA (SINGLE TASK OS) L3, UA2
- CSE (MULTITASK OS) ALEPH, DELPHI, OPAL

ADVANTAGES OF MULTITASKING:

- 1) EASY QUEUE HANDLING
- 2) SUPPORT FOR: RAM, FLOPPY, HARD DISKS

REMOTE DISKS (E.G. OS9 + ALEPH NETWORK DISKS)

- 3) SUPPORT FOR COMMUNICATION TOOLS:
 - REMOTE LOGIN
 - FILE TRANSFER
 - RPC
 - etc...

DAQ : S/W DESIGN

2) SYSTEM DESIGN

...DIFFERENT APPROACHES...

BUT FOR LARGE SYSTEMS, I CONSIDER
AN SASD*-LIKE APPROACH AS VERY
USEFUL

- COMMON DISCUSSION LANGUAGE
- SIMPLE DESCRIPTION OF THE NEEDS


WHAT IT DOES NOT PROVIDE:


- DESCRIPTION OF COMMUNICATION PROTOCOL
- HOW TO STORE / RETRIEVE INFORMATION
- HOW TO WRITE EFFICIENT CODE
- HOW TO WRITE BUG FREE CODE

WHAT IT GIVES YOU AS A CONSTRAINT:

- CONTINUOUSLY UPDATE DESCRIPTION
(IF POSSIBLE BEFORE MODIFYING)

*STRUCTURED ANALYSIS & STRUCTURED DESIGN





Waiting for WNG-BCO or non-standard-trig

NS-trig. OR Cosmic

- ② Accept WNG-BCO & NS-trig
- ③ Cosmic
- ④ Set timer to 23 μs

Accept: WNG-BCO

- ① Accept WNG-BCO & NS-trig
- ② Cosmic
- ③ T1
- ④ T2

T1 & T2 Processing

T1 = YES

T2 = NO

Wait for 23μs

Timer

- ⑤ FEF
- ⑥ T2 - YES

T2 Processing

T2 = YES

- ⑤ FEF
- ⑥ T2 - YES

Freeing Front-End Modules (FEM)

FEM's free

To next stage

- ⑤ DTA-Rdy in FEB

- ⑥ Next Event Identif.

Next Acct sent


- ⑦ Accept wng-BCO & NS-trig.

Sending Next Acct# (NEI)

STD 3.1.1 : Triggering and (FEF + NEI)


DAQ : THE (GOOD?) OLD DAYS

$\approx 10 + 12$ YEARS AGO (NA3 EXPT)




DAQ : THE (GOOD?) OLD DAYS

$\approx 10 \div 12$ YEARS AGO (NA3 EXPT)




DAQ : THE (GOOD?) OLD DAYS

≈ 10 + 12 years ago (NA3 EXPT)



DAQ : H/W EXAMPLES


ALEPH



ALEPH (CONT'D)

- 3 DETECTORS WITH READOUT CONTROLLERS → 84 R.O.C.S.
(TPC SPLIT IN TWO HALVES)
- 11 EVENT BUILDERS AT "DETECTOR LEVEL"
+ 2 E.B. FOR TPC (1 PER HALF)
- 1 MAIN EVENT BUILDER
- 3 DETECTORS OWNING THEIR DEDICATED "EQUIPMENT COMPUTER"
- UNDERGROUND ↔ SURFACE: OPTICAL LINK WITH EVI INTERFACE
(EVENT BUILDERS DIRECTLY INTERFACED)
- S/W STANDARDIZATION:
 - * AT E.B. LEVEL, SOME S/W IS STANDARD
 - * NO STANDARD AT R.O.C. LEVEL
- ONLY CONSTRAINT:
 - * R.O.C. + E.B. FOLLOW TRIGGER CONTROL PROTOCOL (H/W + S/W)
 - * R.O.C. + E.B. FOLLOW READOUT PROTOCOLS (S/W)

DELPHI



DELPHI (CONT'D)

• H/W STANDARDIZATION :

* ALL DETECTORS HAVE CRATE PROCESSOR(S) :

FASTBUS INTERSEGMENT PROCESSORS (FIP)

- 68020 μ P (16 MHz) + FB MASTER

- 1 Mb DRAM + EXTENSIONS

- 1/4 Mb SRAM DUAL PORTED

- SIMPLEX SI

- ETHERNET/ CLEARNET INTERFACE

* TOTAL OF 54 CPs, 7 CP/LES, 5 LES \rightarrow FIPs

6 LESs \rightarrow GPNs

* COMPLEX EVENT BUILDER : ES+GEC (2 GPNs) + BN

(TO BE REPLACED BY GES (FIP) + BN)

* ALL DETECTORS HAVE A CONNECTION TO EQUIPMENT

COMPUTER (μ VAX II) VIA CF1

* CENTRAL DAQ READOUT : CF1 + μ VAX II

(TO BE REPLACED BY CHI + OPTICAL LINK)

* TRIGGER LEVEL 4 : SET OF EMULATORS 3081/E (W.I.T)


INPUT/OUTPUT CONTROLLERS)

DELPHI (CONT'D)

• S/W STANDARDISATION

- * ALL CP S/W BASED ON THE SAME SKELETON + DETECTOR DEPENDENT ROUTINES
- * ALL LES S/W STANDARD + FEW DETECTOR DEPENDENT FORMATTING ROUTINES
- * SERVICES: - STANDARD PACKAGE (LIBRARY + SERVER) FOR FASTBUS MESSAGES
 - ALL PROCESSORS (EXCEPT CH1) RUNNING EGG (WITH DELPHI EXTENSION)
 - ALL FIPS RUNNING ALEPH NETWORK DISK S/W
 - TCP/IP BAMS IMPLEMENTED
 - ↓
 - TELNET, RPC etc.

MINIMIZATION IN MANPOWER INVESTMENT, IN PARTICULAR FROM EACH DETECTOR GROUP



Hardware Description

The Subdetector Event Builder

All subdetector branches are identical. The main modules used in the acquisition are


- (several) input memories (LeCroy 1892)
- (one) destination memory (Struck DSM)
- (one) 68000-based master (Struck GPM)
- (one) Blockmover (Kinetics F930)

Data are moved from the input memories to one destination memory. The task of moving and formatting data is splitted between the GPM and the BM. The GPM can execute very flexible programs and is therefor used to

- check event number and trigger pattern
- report any errors on a terminal in the control room
- calculate total event length
- prepare the BM registers

The BM on the other side


- moves data from several sources to one destination at very high speed
- can generate wordcounts and insert them in the data stream
- runs simple microprograms




OPAL

EACH DETECTOR MUST HAVE A "LOCAL SYSTEM CRATE" (LSC)

16 LSCs (INCLUDING 2 FOR TRIGGER)








fig 7. Le Top VME Crate





fig 8. La configuration du système VAX

LHC General-Purpose DAQ

E. Barsotti, E. Gaines/FNAL
A. Landford/SLAC




DAQ: FINAL READOUT & DATA LOGGING

- USES RATHER POWERFUL COMPUTERS (VAX 8700)
- DIFFERENT KINDS OF INTERFACES
 - VME : VME-BI INTERFACE
 - FASTBUS: CFI ($\Delta\phi$)
CHI ($L^3, \Delta\phi$)
EVI (N)

• EVENT HANDLING

H/w
e.g. MODEL BUFFER MANAGER



DAQ : FINAL READOUT & DATA LOGGING (CONT'D)

• DATA LOGGING

* Logging on Disk (ALEPH, DELPHI)
+ transfer on cartridges (160 Mb)
from main DAQ computer

* Logging on cartridges (OPAL, L3)

• ONLINE PROCESSING

* Emulators (L3, DELPHI, UA1)
• integrated in Fastbus/VME readout
• tagging + high level filtering

* Processor Farm (ALEPH)

μVAX CPUs directly connected to D1
on the DAQ VAX 8700

* Apollo Farm (OPAL)

2 * 9N 10000 reading out data from
TOP VME crate
writing DSTs from VME cartridge
interface

DAQ: CONTROL & Monitoring

- S/W LOCATED IN THE MAIN DAQ COMPUTER (USUALLY VAX OR μ VAX) & TEST COMPUTERS
- CONTROL DAQ
 - ALLOWS RECONFIGURATION OF DAQ SYSTEM
 - RUN CONTROL (BEGIN, PAUSE, STOP, CONTINUE...)
 - DATA LOGGER CONTROL


EXAMPLE OF GENERAL PURPOSE CONTROL:

STATE MANAGEMENT INTERFACE (SMI)

- INITIATED BY DELPHI (D.JONKER)
- DEVELOPED BY "DD-OC"
- USE A HIGH LEVEL LANGUAGE TO CONTROL THE BEHAVIOUR OF OBJECTS WHICH MAY BE IN CERTAIN STATES AND IN WHICH ONE MAY TRIGGER ACTIONS
- S/W TRANSPCS, TON & SASD "STATE TRANSITION DIAGRAMS"

DAQ : Control

EXAMPLE OF SMI USE FOR RUN CONTROL



SIMPLIFIED STATE TRANSITION
DIAGRAM FOR OBJECT
"LC" (Local Control)

- EACH ACTION ON OBJECT "LC" MAY BE DECOMPOSED INTO MORE ELEMENTARY ACTIONS ON ELEMENTARY OBJECTS
CFI-SERVER LES
- EACH CHANGE OF STATE IS TRIGGERING STATE CHANGES ON THE HIGHER LEVEL OBJECT
E.g. IF "LES" GOES TO "ERROR" → "LC" GOES TO "ERROR" AS WELL
- EACH LOWER LEVEL OBJECT IS ASSOCIATED WITH AN "ELEMENTARY PROCESS" CONNECTED TO H/W

```

state : NOT_READY
● action : GET_READY :End_states : READY
end if

action : SET_NOT_READY
:End_states : READY
do ABORT LES
if (not LES in_state READY) then
  do SETLES_ERROR
  terminate_action/state = ERROR
else
  terminate_action/state = READY
end if

if (not CFI_SERVER in-state ACTIVE) then
  do CONNECT_CFI_SERVER
end if

if (not CFI_SERVER in-state ACTIVE) do SET_CFI_S
when (not CFI_SERVER in-state ACTIVE) do SET_CFI_S
when (not LES in-state PAUSED) do SETLES_ERROR
:END_states : RUNNING
● action : CONTINUE
do CONTINUE LES

if (not LES in-state RUNNING) then
  do SETLES_ERROR
  terminate_action/state = NOT_READY
else
  terminate_action/state = ERROR
end if

do COMPUTINE_LOCALLES
if (not LES in-state CONFIGURED) then
  do SETLES_ERROR
  terminate_action/state = ERROR
else
  terminate_action/state = NOT_READY
end if

do RO_SETUPLES
if (not LES in-state READY) then
  do SETLES_ERROR
  terminate_action/state = ERROR
else
  terminate_action/state = READY
end if

if (not LES in-state READY) then
  do SETLES_ERROR
  terminate_action/state = ERROR
else
  terminate_action/state = NOT_READY
end if

do BEGINLES
if (not CFI_SERVER in-state ACTIVE) do SET_CFI_SERVER
when (not LES in-state READY) do SETLES_ERROR
● action : BEGIN
:END_states : PAUSED
if (not TAPE in-state LOGGING) then
  do HARMING DISPLAY
end if

do BEGINLES
if (not LES in-state PAUSED) then
  do SETLES_ERROR
  terminate_action/state = ERROR
else
  terminate_action/state = PAUSED
end if

● action : ABORT
:END_states : READY
do ABORT LES

if (not LES in-state READY) then
  do SETLES_ERROR
  terminate_action/state = ERROR
else
  terminate_action/state = PAUSED
end if

do ABORT LES

if (not LES in-state READY) then
  do SETLES_ERROR
  terminate_action/state = ERROR
else
  terminate_action/state = NOT_READY
end if

do PAUSELES
if (not LES in-state PAUSED) then
  do SETLES_ERROR
  terminate_action/state = PAUSED
else
  terminate_action/state = PAUSED
end if

```

SNI PROGRAM

**CORRESPONDING TO THE STATE TRANSITION DIAGRAM
(DAHLI EXP)**

```

when (not LES in-state READY) then
  do SETLES_ERROR
  terminate_action/state = NOT_READY
else
  terminate_action/state = READY
end if

do PAUSELES

if (not LES in-state PAUSED) then
  do SETLES_ERROR
  terminate_action/state = PAUSED
else
  terminate_action/state = PAUSED
end if

do SETLES_ERROR
terminate_action/state = ERROR

```

