Full Length Article

Characterization of analogue Monolithic Active Pixel Sensor test structures implemented in a 65 nm CMOS imaging process

Gianluca Aglieri Rinella [1], Giacomo Alocco [2], Matias Antonelli [8], Roberto Baccomi [8], Stefania Maria Beole [3], Mihail Bogdan Blidaru [4], Bent Benedikt Buttwill [4], Eric Buschmann [1], Paolo Camerini [7,8], Francesca Carnesecchi [1,*], Marielle Chartier [21], Yongjun Choi [5], Manuel Colocci [6], Giacomo Contin [7,8], Dominik Dannheim [1], Daniele De Gruttola [9], Manuel Del Rio Viera [13,28], Andrea Dubla [10], Antonello di Mauro [1], Maurice Calvin Donner [4], Gregor Hieronymus Eberwein [11], Jan Egger [12], Laura Fabbietti [12], Finn Feindt [13], Kunal Gautam [14,15], Roman Gernhaeuser [12], James Julian Glover [16], Laura Gonella [16], Karl Gran Grodaas [1], Ingrid-Maria Gregor [13,28], Hartmut Hillemanns [1], Lennart Huth [13], Armin Ilg [14], Artem Isakov [25], Daniel Matthew Jones [21], Antoine Junique [1], Jetnipit Kaewjai [30], Markus Keil [1], Jiyoung Kim [19], Alex Kluge [1], Chinorat Kobdaj [30], Artem Kotliarov [17,26], Kritsada Kittimanapun [18], Filip Křížek [17], Gabriela Kucharska [1], Svetlana Kushpil [17], Paola La Rocca [20,27], Natthawut Laojamnongwong [30], Lukas Lautner [1,12], Roy Crawford Lemmon [32], Corentin Lemoine [1,23], Long Li [16], Francesco Librizzi [27], Jian Liu [21], Anna Macchiolo [14], Magnus Mager [1], Davide Marras [2], Paolo Martinengo [1], Silvia Masciocchi [4,10], Serena Mattiazzo [22], Marius Wilm Menzel [1], Alice Mulliri [2], Alexander Musta [12], Mia Rose Mylne [21], Francesco Piro [1], Alexandre Rachevski [8], Marika Rasà [20,27], Karoliina Rebane [1], Felix Reidt [1], Riccardo Ricci [9], Sara Ruiz Daza [13,28], Gaspare Saccà [27], Isabella Sanna [1,12], Valerio Sarritzu [2], Judith Schlaadt [13,29], David Schledewitz [4], Gilda Scioli [6], Serhiy Senyukov [23], Adriana Simancas [13,28], Walter Snoeys [1], Simon Spannagel [13], Miljenko Šuljić [1], Alessandro Sturniolo [24,27], Nicolas Tiltmann [1], Antonio Trifirò [24,27], Gianluca Usai [2], Tomas Vanat [13], Jacob Bastiaan Van Beelen [1], Laszlo Varga [12], Michele Verdoglia [7,8], Gianpiero Vignola [13,28], Anna Villani [7,8], Haakan Wennloef [13], Jonathan Witte [21,31], Rebekka Bettina Wittwer [14]

[1] European Organization for Nuclear Research (CERN), Geneva, Switzerland
[2] University and INFN of Cagliari, Cagliari, Italy
[3] University and INFN of Torino, Torino, Italy
[4] Ruprecht Karls Universität Heidelberg, Heidelberg, Germany
[5] University of Pusan, Pusan, South Korea
[6] University and INFN of Bologna, Bologna, Italy
[7] University of Trieste, Trieste, Italy
[8] INFN of Trieste, Trieste, Italy
[9] University and INFN of Salerno, Salerno, Italy
[10] GSI Helmholtzzentrum für Schwerionenforschung, Darmstadt, Germany
[11] University of Oxford, Oxford, United Kingdom
[12] Technical University Munich, Munich, Germany
[13] Deutsches Elektronen-Synchrotron (DESY), Hamburg, Germany
[14] University of Zurich, Zurich, Switzerland
[15] Vrije Universiteit Brussel, Brussels, Belgium

* Corresponding author.
  E-mail address: francesca.carnesecchi@cern.ch (F. Carnesecchi).

[16] *University of Birmingham, Birmingham, United Kingdom*

[17] *Nuclear Physics Institute of the Czech Academy of Sciences, Rez, Czechia*

[18] *Synchrotron Light Research Institute, Nakhon Ratchasima, Thailand*

[19] *University of Inha, Inha, South Korea*

[20] *University of Catania, Catania, Italy*

[21] *University of Liverpool, Liverpool, United Kingdom*

[22] *University and INFN of Padova, Padova, Italy*

[23] *Université de Strasbourg, CNRS, IPHC UMR 7178, Strasbourg, France*

[24] *University of Messina, Messina, Italy*

[25] *Nikhef National institute for subatomic physics, Amsterdam, Netherlands*

[26] *Faculty of Nuclear Sciences and Physical Engineering, Czech Technical University, Prague, Czechia*

[27] *INFN of Catania, Catania, Italy*

[28] *Rheinische Friedrich-Wilhelms-Universität Bonn, Bonn, Germany*

[29] *Johannes Gutenberg-Universität Mainz, Mainz, Germany*

[30] *Suranaree University of Technology, Nakhon Ratchasima, Thailand*

[31] *University of Tübingen, Tübingen, Germany*

[32] *STFC Daresbury Laboratory, Daresbury, United Kingdom*

ARTICLE INFO

Keywords:
MAPS
Solid state detectors
Silicon
CMOS
Particle detection
Test beam

ABSTRACT

Analogue test structures were fabricated using the Tower Partners Semiconductor Co. CMOS 65 nm ISC process. The purpose was to characterize and qualify this process and to optimize the sensor for the next generation of Monolithic Active Pixels Sensors for high-energy physics. The technology was explored in several variants which differed by: doping levels, pixel geometries and pixel pitches (10–25 μm). These variants have been tested following exposure to varying levels of irradiation up to 3 MGy and 10^{16} 1 MeV n_{eq} cm^{-2}. Here the results from prototypes that feature direct analogue output of a 4 × 4 pixel matrix are reported, allowing the systematic and detailed study of charge collection properties. Measurements were taken both using ^{55}Fe X-ray sources and in beam tests using minimum ionizing particles. The results not only demonstrate the feasibility of using this technology for particle detection but also serve as a reference for future applications and optimizations.

1. Introduction

The use of commercial CMOS imaging sensor technologies for particle sensors in High-Energy Physics (HEP) was successfully demonstrated over the last decade with the notable examples of STAR PIXEL [1,2] (based on ULTIMATE also known as MIMOSA28 sensors), and the ALICE ITS2 [3–5] (based on ALPIDE sensors).

This motivated the ALICE experiment and CERN EP R&D [6] to set out a program to investigate the use of the 65 nm CMOS Image Sensor (65 nm ISC) technology of Tower Partners Semiconductor Co. (TPSCo) [7] for future vertex and tracking detectors. Following a sensor optimization employing the same principle as for the 180 nm technology [8], several test chips were designed and fabricated in a first run to study charge collection properties and qualify the 65 nm technology for HEP.

The foreseen upgrade of the ALICE Inner Tracking System, ITS3 [9], proposed for installation in 2026–2028 during the Long Shutdown 3 (LS3) of the Large Hadron Collider (LHC) at CERN, will be the first application of this technology in HEP. Important requirements for this application are a spatial resolution better than 5 μm, particle detection efficiency larger than 99% after an exposure to ~10 kGy of Total Ionizing Dose (TID) and 10^{13} 1 MeV n_{eq} cm^{-2} of Non Ionizing Energy Loss (NIEL). The ALICE 3 Vertex Tracker proposed to be installed during the LHC LS4 in 2033–2034, will impose even more aggressive requirements for Monolithic Active Pixels Sensors (MAPS), including a radiation tolerance of ~300 kGy and 1.5×10^{15} 1 MeV n_{eq} cm^{-2} per year of operation [10].

2. The Analog Pixel Test Structure, APTS

The APTS is a 1.5 mm × 1.5 mm prototype chip, produced in the TPSCo CMOS 65 nm ISC technology, containing a matrix of 4 × 4 pixels. Each pixel is equipped with an analogue output individually buffered and connected to an output pad, to provide full access to the time evolution of the signal. The matrix of these 16 pixels is surrounded by a ring of dummy pixels to minimize distortion of the electric field.


Fig. 1. Photo of the APTS chip under a microscope.

Table 1
Main characteristics of the APTS silicon sensors.

	APTS
Die size	1.5 mm × 1.5 mm
Matrix	6 × 6 pixels
Readout	Direct analogue of central 4 × 4 pixels
Pitch	10, 15, 20 or 25 μm
Design	Standard, mod., mod. with gap
Split	1, 2, 3, 4
Variant	Ref., larger n-well, smaller p-well, finger p-well

The chip was produced with four different pixel pitches: 10, 15, 20 and 25 μm.

The APTS allows reverse substrate voltages in the range of 0 to −5 V. Fig. 1 shows a photo of the chip under the microscope, and Table 1 reports its main characteristics, together with its several versions detailed below.

The pixel and process optimization to enhance the sensor performance in the 180 nm TowerJazz imaging technology [8,11,12] formed the basis for the process optimization in the TPSCo CMOS 65 nm ISC technology. Fig. 2 shows schematic cross-sections of three different sensor *designs* implemented in different versions of the APTS:

Fig. 2. Cross-sections of three different pixel designs implemented: (a) standard: no additional low-dose implant, (b) modified with blanket implant: with deep blanket low dose n-type implant, and (c) modified with an implant with gap: with a gap in the deep low dose n-type implant at the pixel borders.

- **Standard**, Fig. 2(a): this pixel design features a collection electrode, formed by an n-well diffusion on a high-resistivity p-type epitaxial layer, grown on top of a low-resistivity p-type substrate (ALPIDE-like design). The in-pixel circuits are placed outside the collection electrode and inside a deep p-well, which shields n-wells within the circuitry from the epitaxial layer, preventing them from collecting charge and thus enabling full CMOS circuitry. The depletion zone is balloon-shaped extending from the junction at the collection electrode without reaching the pixel edges. The charge generated outside the depletion region is collected primarily by diffusion, but this collection is relatively slow and subject to charge trapping in defects generated by exposure to non-ionizing radiation.
- **Modified with blanket implant**, for brevity called 'modified' in the following, Fig. 2(b): a deep low-dose n-type implant is added under the full pixel area and creates a planar junction deep in the sensor, separated from the collection electrode extending over the full pixel area. With some reverse substrate bias, this allows full depletion of the epitaxial layer and signal charge collection by drift.
- **Modified with an implant with gap**, called 'modified with gap' in the following, Fig. 2(c): a gap of 2.5 μm is introduced in the low-dose n-type implant at the pixel boundaries. This creates a vertical junction to increase the lateral electric field pushing the charge from the pixel boundary towards the collection electrode, thus reducing the charge sharing among neighbouring pixels.

Moving from the pixel design 2(a) to 2(c), charge collection by drift becomes largely dominant, reducing charge sharing among pixels. This results in a larger fraction of the charge collected by a single pixel and, consequently, in an increased signal to noise ratio (S/N) providing greater operational margins.

To optimize the sensor for ionizing-particle detection, where signal charge is generated over the full depth, the modified with gap design has been produced in four so-called *splits* (named 1, 2, 3, 4), gradually modifying the doping levels of various implants [13]. Split 1 is the standard process; for split 2 the deep p-well is modified to improve the isolation between sensor and circuitry for more operating margin; for split 3 the n-type implant is modified to allow full depletion and lower sensor capacitance; in split 4 the deep p-well is further modified to prevent potential wells created by the circuitry.

In addition, to explore the influence on capacitance and charge collection, the geometry and size of both n-well collection electrode and the p-well were implemented in four different *variants*:

- **Reference** : n-well collection electrode size of 1.14 μm and a square p-well enclosure of 4.14 μm, see Fig. 3(a) for the top view.
- **Smaller p-well enclosure**: p-well enclosure of 3.14 μm.
- **Larger n-well collection electrode**: n-well collection electrode of 2.28 μm.

Fig. 3. Top view of half a pitch of a modified with gap pixel design for different shapes of the deep p-well: (a) reference shape and (b) finger-shaped p-well enclosure.

- **Finger-shaped p-well enclosure**: the shape of the p-well enclosure is changed as sketched in Fig. 3(b) resulting in p-well fingers further approaching the collection electrode.

Table 2 lists a summary of all the sensors studied in this paper, including the various reverse substrate voltages applied, and NIEL and TID irradiation levels[1] tested.

2.1. Readout circuitry

The schematic of the readout chain of each pixel in the APTS is shown in Fig. 4. The sensor is represented by the diode D0. The buffer chain is partially implemented in-pixel and partially in the periphery. The collection electrode is biased and reset using a constant current mechanism. At rest the current source I_{reset} only compensates the sensor leakage current, and the DC voltage on the collection electrode is close to V_{reset}. Only after a hit the current source delivers the constant current I_{reset}, which has to be larger than the sensor leakage: the difference between the two is used to reset the pixel.

The collection electrode is DC-connected to the in-pixel circuit. The latter is composed of two source–follower stages, a PMOS (the current source I_{biasp} and M2) and an NMOS follower (M3 and the current source I_{biasn}). The output of the second follower is connected to the drain of the input transistor in the first stage. Because of this connection, both the source and the drain of the input transistor of the readout chain follow the voltage on the collection electrode which

Table 2

Summary table of all the APTS types and irradiation levels reported in this paper. NIEL unit is 1 MeV n_{eq} cm^{-2}, TID unit is Gy.

Pitch (μm)	Design	Split	Variant	V_{sub} (V)	NIEL	TID
10	Standard	4	Ref.	−1.2	None[a]	None[a]
	Modified	4	Ref.	−1.2	None	None
	mod. with gap	4	Ref.	0 to −4.8	None, 10^{15}, 2×10^{15}[b]	None
15	Standard	4	Ref.	0 to −4.8	None	None
	Modified	4	Ref.	0 to −4.8	None	None
	mod. with gap	1	Ref.	−4.8	None[a]	None[a]
		2	Ref.	−4.8	None[a]	None[a]
		3	Ref.	−4.8	None[a]	None[a]
		4	Ref.	0 to −4.8	None, 10^{13}, 10^{14}, 10^{15}, 2×10^{15}[a], 5×10^{15}[a], 10^{16}[a]	3×10^{6}
20	Standard	4	Ref.	−1.2	None[a]	None[a]
	mod. with gap	4	Ref.	−1.2	None, 10^{13}[b], 10^{14}[b], 10^{15}	None
			Larger n-well	−1.2	None[a]	None[a]
			Finger p-well	−1.2	None[a]	None[a]
			Smaller p-well	−1.2	None[a]	None[a]
25	Standard	4	Ref.	−1.2	None[a]	None[a]
	Modified	4	Ref.	−1.2	None	None
	mod. with gap	4	Ref.	−1.2	None, 10^{13}[b], 10^{14}[b], 10^{15}	None

[a] Results reported only for laboratory setup.

[b] Results reported only for beamtest setup.

Fig. 4. A schematic of the front-end chain of APTS.

reduces the capacitive load on the collection electrode. The two source–follower stages in the peripheral circuit buffer the output signal of each individual pixel in the matrix and send it via an analogue output pad to an off-chip ADC.

A pulsing circuit inside the pixel allows the injection of charge through an injection capacitor C_{inj} = 242 aF (nominal value) into the collection electrode, when the TRIGGER$_{inj}$ is given. The injected charge can be tuned through the voltage setting V_H.

3. Laboratory results

The chip is hosted on a carrier card and operated and read by a custom test system consisting of a DAQ board and a proximity card (Fig. 5). The DAQ board is FPGA-based and employs a USB3 interface for control and readout. It interfaces the proximity board via digital IOs. Moreover, features voltage regulators including current monitoring circuitry to supply the on-board circuitry as well as the proximity card. Furthermore, it features a temperature measurement circuit. On-board LEMO connectors can be used to apply the substrate voltage (V_{sub}) to the chip. The proximity card hosts components specific to the device under test. It features circuitry to provide and monitor bias voltages as well as bias currents and the supply voltages for the device under test. Moreover, it contains ADCs to digitize the 16 analogue outputs with a resolution of 16 bit and a sample rate of 4 MSPS, corresponding to a sampling period of 250 ns. The DAQ board can acquire data using an external trigger input, through a dedicated LEMO connector, or internally generate a trigger signal based on the chip output. An ongoing data acquisition is indicated via the busy output.

More details on the test system can be found in [14].

3.1. Signal shape and extraction

Fig. 6 shows typical uncalibrated (conversion factor, see [14], and front-end gain factor, see in the following, not applied) output signals V_{OUT} obtained by injecting a charge of around 1800 electrons at a reverse substrate voltage of 1.2 V. The signal amplitude is defined as the difference between the baseline and the minimum of the signal.

The baseline is defined as the 4th sample before the minimum. This distance is chosen as a trade-off. On the one hand, it is far enough from the signal minimum in order not to be influenced by the signal edge. On the other hand, the output signal of the chip exhibited significant low-frequency variations leading to noticeable short-range correlations among close samples. This low-frequency component is reduced by estimating the baseline close to the actual signal. Alternative baseline definitions have been evaluated and led to up to 24% degradation of the energy resolution. The baseline is independently evaluated for every pixel.

The front-end settings were tuned for signal-to-noise (S/N), gain and linearity. The standard settings used in this paper are I_{biasn} = 5 μA, I_{biasp} = 0.5 μA, I_{bias3} = 200 μA, I_{bias4} = 150 μA, I_{reset} = 100 pA, V_{reset} = 500 mV, unless stated otherwise. The resulting gain between the IN and V_{OUT} nodes shown in Fig. 4, is around 0.6 for an input signal range from 200 mV to 600 mV.

The return to the baseline of the output signal depends on I_{reset}, and it takes around 10 μs in these conditions at the standard operating point.

In order to evaluate the noise of the chip, the baseline fluctuations have been studied. They were compatible among all the pixels. The average noise ranges from 23 to 36 electrons RMS (for the conversion to electrons, see Section 3.3), depending on the design and the reverse substrate voltage applied. A detailed study is reported in Fig. 15.

**Fig. 5.** DAQ system: FPGA-based DAQ board + chip-specific proximity + chip carrier card.

Fig. 6. Typical uncalibrated chip output signal from the 4 innermost pixels of an APTS chip pulsed with V_H = 1.2 V. APTS with 15 μm pitch, modified with gap, split 4, reference variant, V_{sub} = −1.2 V.

3.2. Leakage current

The leakage current of the chip is expected to increase with reverse substrate voltage, irradiation level and temperature. The increased leakage current effectively reduces the fraction of I_{reset} available as reset current, and influences the baseline. Therefore, a higher leakage current has to be compensated by increasing I_{reset}. Larger I_{reset} values lead to increased noise (approximately 15% for I_{reset} = 250 pA w.r.t. the standard value). In Fig. 7, the waveforms for several NIEL irradiation doses are reported at different temperatures, with I_{reset} = 250 pA.[2] All the temperature values reported in this paper refer to the cooling water temperature set to the chiller; the actual temperature on the chip can be higher by about 1–3 °C depending on the environment.

A direct evaluation of the leakage current can be done by fitting the return to the baseline of the waveform, see Fig. 8(a). In particular, starting from a simplified model of transistor drain current, with some assumptions and boundary conditions, one can derive the following formula for the return to the baseline of voltage signal $V(t)$:

$$V(t) = -V_{th} \cdot ln(e^{-\frac{I_{effective} \cdot (t-t_0)}{V_{th} \cdot C}} + 1) , \qquad (1)$$

with V_{th} the thermal voltage, C the sensor capacitance, $I_{effective}$ and t_0 the fit parameters. In particular $I_{effective}$ is defined as:

$$I_{effective} = m \cdot I_{reset} - I_{leakage} \qquad (2)$$

---

[2] Higher values of I_{reset} are not supported by the present test system so this is the best optimization achievable with the present setup.

So, plotting the extracted $I_{effective}$ vs the set I_{reset} and using Eq. (2) as fitting function, $I_{leakage}$ can be extracted. Further details on the applied method can be found in [15].

Fig. 8(b) shows the leakage currents at different temperatures and irradiation levels.

For an unirradiated APTS pixel, a leakage current of around 2 pA has been obtained. The leakage current increases with temperature and irradiation becoming appreciable beyond 10^{14} 1 MeV n_{eq} cm^{-2}. Therefore all the measurements on the irradiated chips reported in Section 3.3 were taken at a temperature of 14 °C and, for a level of irradiation higher than 10^{15} 1 MeV n_{eq} cm^{-2}, setting I_{reset} to a different value of 250 pA.

3.3. ^{55}Fe measurements

An extensive measurement campaign was performed using a ^{55}Fe source, to evaluate the performance of the chip in terms of charge collection and energy resolution, and to compare the performance of all the available versions.

An example of an ^{55}Fe spectrum for the seed signal with a cluster size of 1 is shown in Fig. 9(a). The cluster is defined as a set of adjacent pixels inside a 3 × 3 matrix centred around the pixel with the largest amplitude (called seed) which collected an amplitude higher than a given threshold. In order to avoid edge effects and have access to all pixels in the cluster, only clusters having as seed one of the central 4 pixels are considered.

The peaks from the spectrum in Fig. 9(a) were fitted with Gaussian functions and the value of the mean is used for the energy calibration in Fig. 9(b). The correlation between the amplitude of the seed pixel signal and the corresponding photon energy is fitted with a linear function, setting the intercept parameter at 0. Asserting the linearity of the energy calibration was a fundamental step to allow the conversion factor method explained in the following.

For every DUT (Device Under Test), the seed signal distribution for every cluster size is fitted using a double Gaussian function, one for each peak of the spectrum, Mn-K$_\alpha$ and Mn-K$_\beta$. The mean of the most prominent peak, V_{Mn-K_α}, is used to convert mV or ADC units into electrons (e^-).

Fig. 10 shows an example of an ^{55}Fe spectrum for the seed pixel signal at different reverse substrate voltages, and illustrates how the amplitude increases with the reverse substrate voltage, due to the increase of depletion region and consequently lower capacitance. Plotting the same data in electrons eliminates the effect of the capacitance, and illustrates, as in Fig. 10(b), that no visible change in the charge distribution with the reverse substrate voltage can be observed. For both these plots, the distributions were normalized by the total number of events.

Fig. 7. Comparison at different temperatures of the signal waveform pulsed with $V_H = 1.2$ V, averaged over 1000 events, for chips at different irradiation levels, using an optimized working point with increased I_{reset} of 250 pA in order to compensate for leakage current: (a) Not irradiated, (b) 10^{13} 1 MeV n_{eq} cm^{-2}, (c) 10^{14} 1 MeV n_{eq} cm^{-2}, (d) 10^{15} 1 MeV n_{eq} cm^{-2}, (e) 2×10^{15} 1 MeV n_{eq} cm^{-2} and (f) 10^{16} 1 MeV n_{eq} cm^{-2}. APTS with 15 μm pitch, modified with gap, split 4, reference variant, $V_{sub} = -1.2$ V.


Fig. 8. (a) One thousand signal waveforms pulsed with $V_H = 1.2$ V from a not irradiated chip (in grey). The average of all signals and the fit (using Eq. (1)) are also reported. (b) Leakage current versus temperature for different irradiation levels. APTS with 15 μm pitch, modified with gap, split 4, reference variant, $V_{sub} = -1.2$ V.


Fig. 9. (a) ^{55}Fe spectrum for events with cluster size 1. The seed distribution is filled with the seed signals of the 4 central pixels of the matrix. (b) Energy calibration was obtained using the peak means from the Gaussian fits on (a). Data are fitted with a linear function, where m is the slope parameter. The errors refer to the ones obtained from the fits. All these measurements were taken at $I_{reset} = 10$ pA for a better energy resolution, as explained in Appendix A. APTS with 15 μm pitch, modified with gap, split 4, reference variant, $V_{sub} = -1.2$ V.

The APTS versions reported in Table 2 have been tested with ^{55}Fe.[3] The following quantities have been extracted from the seed distributions and reported in Fig. 11:

---

[3] All the spectra are reported in the supplementary material.

• **Input capacitance** (first row): it is related to the measured capacitance:

$$C_{input} = C_{measured} - C_{injection} = \frac{n_{el} \cdot q_{el}}{V_{Mn-K_\alpha}} - C_{injection} \qquad (3)$$

with V_{Mn-K_α} (mV) the mean of the Gaussian fit around the Mn-K_α peak, $n_{el} = 1640$ electrons, q_{el} the elementary charge and

(a)

(b)

Fig. 10. Seed signal distribution comparison among different reverse substrate voltages, both in mV (a) and in electrons (b). APTS with 15 μm pitch, modified with gap, split 4, reference variant.

$C_{\text{injection}}$ ~242 aF (ranging from 214 to 269 aF depending on the DUT). A smaller input capacitance is very important as it increases the voltage excursion at the input of the front-end circuit for a given charge. This improves the signal with respect to the noise of the front-end circuit, and also increases its reaction speed. Therefore this improves the signal-to-noise ratio and analog performance at the same power consumption, or allows to reduce the front-end circuit power for the same performance.

- **Energy resolution** (second row): obtained as the FWHM (Full Width at Half Maximum) of the Mn-K$_\alpha$ peak divided by its mean, $V_{\text{Mn-K}_\alpha}$.
- **Charge Collection Efficiency ratio, CCE** (third row): the ratio of the most probable value of the 3×3-pixel matrix signal distribution to the most probable value of the signal distribution for cluster size of one.
- **Average cluster size** (fourth row): at a threshold of 150 electrons.

Several trends can be observed from the plots in Fig. 11:

- In the first column, first row, the sensor capacitance dependence on the reverse substrate bias is reported. The depletion region starts extending from the junction. Therefore, in the standard design, (see Fig. 2), it expands from the collection electrode outward, and reaches the p-well at low reverse bias. Due to the high p-well and n-well doping the depletion cannot extend much further. In addition, the depletion boundary extending into the epitaxial layer is at that point already significantly larger than the undepleted part of the n-well, making the dimension of the latter dominant in the capacitance calculation. This explains the small influence of the reverse bias on the sensor capacitance in the standard design.
  For the modified and modified with gap designs, the depletion starts at the junction formed by the low-dose deep n-type implant, and does not yet reach the n-well electrode at zero reverse bias. With increasing reverse bias, it extends towards the n-well electrode and significantly reduces the size of the undepleted region

around the collection electrode, dominant for the capacitance value. Ultimately, the depletion also converges to near the n-well boundary as in the standard design, resulting in the same capacitance value of about 2 fF.
- In the first column, last two rows, a lower CCE is observed for the standard type together with a higher average cluster size; this was expected considering that the charge is collected more by drift for the modified designs with consequent lower charge losses.
- In the second column, fixing the voltage at $V_{\text{sub}} = -1.2$ V and using the pitch as a parameter, lower CCE values can be observed for the standard design for larger pitches; this is attributed to the larger charge transport path together with the expected smaller (lateral) extension of the depletion region relative to the pixel pitch. Moreover, an increase in average cluster size is observed, both for the standard and modified design, as expected from the increased charge diffusion for larger pitches. The pattern is opposite for the modified with gap design, due to the smaller relative size of the gap region for larger pitches, and the fact that the field induced by the gap counteracts or prevents charge sharing for hits closer to the pixel centre. This trend was expected from simulations reported in [13,16].
- In the third column, different splits are also compared. To compare all the splits, the reverse substrate voltage has been fixed at $V_{\text{sub}} = -4.8$ V. For the splits 1 and 2 the signal only becomes visible at reverse substrate voltages larger than 3.6 V, due to the larger capacitance causing a reduction of the signal amplitude. The splits 3 and 4 are not subject to this larger capacitance and are considered better choices in terms of chip performance. Since split 4 was the most optimized [13], it was used for all studies reported from this point onwards, with the benefit of a slightly smaller capacitance at $V_{\text{sub}} = 0$ V.
- In the fourth column the performance of the different geometric variants are compared. All of them show similar behaviour, with the exception of energy resolution and capacitance slightly worse for the larger n-well collection electrode driven by the larger geometry itself.
- In the last column, different levels of NIEL irradiation are compared with a non-irradiated chip and with a TID irradiated chip. For NIEL irradiation levels of 2×10^{15} 1 MeV n$_{\text{eq}}$ cm^{-2} and higher, the measurements have been taken with $I_{\text{reset}} = 250$ pA to accommodate the larger sensor leakage (see Section 3.2). The different I_{reset} setting, together with the limited sampling frequency of the readout, might have an influence on the extracted values, further discussed in Appendix A.

  Remarkably, for all the irradiation levels, the DUT continues to work. No major difference is observed between the performance of an unirradiated and a 10^{13} 1 MeV n$_{\text{eq}}$ cm^{-2} chip, satisfying the ALICE ITS3 radiation hardness requirement.

  For higher levels of NIEL irradiation, the capacitance reduces, mainly due to a reduction of the radiation-induced effective active doping. For TID, on the contrary, a larger capacitance is observed. As expected, for higher levels of NIEL irradiation, the energy resolution degrades, due to increase of noise from leakage current and to charge losses from an increase of the radiation-induced trapping centres. These losses also cause a decrease in CCE and average cluster size. It has to be noted that for high levels of irradiation the uncertainty on the CCE calculation method is larger due to the signal distribution deterioration.
- In the last column the comparison of different pixel pitches for a fixed NIEL irradiation of 10^{15} 1 MeV n$_{\text{eq}}$ cm^{-2} is also shown. The energy resolution is more affected by irradiation for larger pixel pitches, again due to a larger shot noise contribution as leakage is collected from a larger volume, and larger charge losses due to the longer collection path, also reflected in the CCE and cluster size.

Fig. 11. Comparison of the main characteristics extracted from the ^{55}Fe spectra. The light blue window in the last column refers to the data points acquired with $I_{\text{reset}} = 250$ pA.


Fig. 12. Scheme of the telescope setup used at the SPS test beams. The planes 3 and 4 were made with APTS chips, all others with ALPIDE chips. Not to scale.

4. Testbeam setup

The APTS chips were also tested with a particle beam of 120 GeV/c positive hadrons, at the CERN–SPS H6 [17], to study the detector charge distribution, detection efficiency and spatial resolution. This was made possible by using a telescope made of ALPIDE chips as reference planes, providing a tracking resolution of $\sigma_{\text{track}} = 2.1$ μm [18]. The setup was placed inside a box in a light tight environment. Two APTS sensors were mounted between the reference planes, as shown in Fig. 12. The leftmost APTS was the DUT, while the other was mounted on a movable stage and used as trigger device. The DUT temperature was kept constant using a cooling jig, which was cooled with constantly circulating water at a temperature of $T = 15$ °C.

4.1. Analysis tools and methods

The data were analysed using the Corryvreckan [19] track reconstruction framework, using the GBL (General Broken Lines) model [20]. Event and track quality selection criteria were applied to ensure a clean data sample: one track per event, track $\chi^2/n_{\text{dof}} < 5$, and track points on each reference plane. The detection efficiency and the spatial resolution have been computed by associating the DUT clusters to tracks passing inside a search radius of 75 μm around the track intercept point on the DUT, and only the tracks passing through the 4 central pixels have been considered, in order to avoid border effects. The signal and noise extraction has been done as described in Section 3.1.

The spatial resolution was measured both by treating the information as digital, i.e. hit/no hit, and by leveraging the whole analogue information. The former mimics the usual digital readout of pixel sensors, with the cluster position given by the centre of mass of the pixels in the cluster, whereas the latter shows the full potential of the technology. For the analogue measurement, the so-called η-algorithm [21,22] has been used to take into account non-linear charge sharing, which is expected to be more and more enhanced going from the standard to modified with gap design.

For both the hit/no-hit and analogue measurements, the residuals have been obtained as the distance between the intercept of the track on the DUT plane and the associated cluster position, both in x and y directions. From the two distributions, the standard deviation was computed and σ_{track} was quadratically subtracted to obtain $\sigma_{x(y)}$. The final spatial resolution, σ_{res}, has been defined as the arithmetic average of σ_x and σ_y.

All the results are plotted for thresholds above 3 times the RMS of the noise distribution, in order to report only efficiency values not biased by the noise.

5. Testbeam results

5.1. Charge distribution

In Fig. 13, the seed pixel signal distributions for the three APTS designs at $V_{\text{sub}} = -1.2$ V are shown. It can be observed in the top left figure that by moving from the standard design to the modified and modified with gap, the Most Probable Value (MPV) for the seed signal increases to higher values, improving the signal-to-noise ratio by a factor 2. This behaviour was expected from the lower charge sharing observed in the ^{55}Fe measurements (see Fig. 11). Considering an MPV of 500 electrons for the modified with gap, the epitaxial thickness can be estimated to ∼10 μm [23].

The seed pixel signal distribution has also been studied for different pitches, as shown in the top right figure. For comparison, a measurement done with a different setup and using the Caribou readout system [24], at DESY facility, with 4 GeV/c electron beam, is included. The measurements obtained with both setups are in good agreement; for details on the setup, system and analysis method see [25–28]. It

Fig. 13. (Top left) Comparison between different designs of the seed pixel signal charge distribution for a pitch of 15 μm. (Top right) Comparison between different pixel pitch sizes of the seed pixel signal charge distribution for modified with gap sensors. For the Caribou measurement, an I_{bias4} = 546 μA has been set. (Bottom) Comparison between different NIEL irradiation doses of the seed pixel signal charge distribution for a modified with gap sensor with a pitch 15 μm. APTS with split 4, reference variant, V_{sub} = −1.2 V.

can be seen that the seed signal becomes slightly higher for increasing pitch, with the MPV moving slightly to the right, in accordance with the decreases in average cluster size with increasing pitch, observed in Fig. 11.

The seed pixel signal distributions for different NIEL irradiation levels are reported in the bottom left figure. The MPV shifts towards lower values with increasing irradiation levels, due to the worse charge collection which becomes evident from 10^{14} 1 MeV n_{eq} cm^{-2} onwards. As expected from ^{55}Fe measurements (see Fig. 11), at 10^{13} 1 MeV n_{eq} cm^{-2} no degradation is observed.

5.2. Detection efficiency

Fig. 14 shows the detection efficiency of the 15 μm modified with gap sensor for different values of V_{sub} as a function of the threshold in electrons (e^-), for threshold values larger than 3 times the noise RMS. The detection efficiency is found to nearly entirely depend on the charge threshold, with only a weak dependence on the reverse substrate voltage. However, a more negative V_{sub} yields lower input capacitance and hence a lower noise level, allowing lower thresholds. The dotted, vertical lines in Fig. 14 (the starting point for each curve) illustrate how for more negative voltage the operational region can be extended to lower signal thresholds, increasing the operating margin.

All APTS versions reported in Table 2 have been tested.[4] The following quantities have been extracted from the efficiency plots and reported in Fig. 15:

- **Efficiency at a threshold of 100 electrons** (first row): if no value is reported in the plot, it means that 3 RMS$_{noise}$ > 100 electrons.
- **Thresholds** (second row): threshold at which the chip achieves 99% detection efficiency.
- **Noise RMS** (third row): is the noise of the DUT. The distance between the noise and the threshold value at 99% gives an indication of the trend of the range of operability of the DUT.

---

[4] All the efficiency plots are reported in the supplementary material.

Fig. 14. Efficiency comparison between different reverse substrate voltages as a function of the applied seed threshold. The dotted lines indicate the threshold corresponding to 3 times the RMS noise value. APTS with 15 μm pitch, modified with gap, split 4, reference variant.

Several trends can be observed:

- In the first column, in the comparison between designs at different V_{sub}, the modified designs show a larger operational margin w.r.t. the standard type. For higher substrate reverse bias this is more and more evident, due to the significantly reduced noise for modified and modified with gap sensors. This was expected from the larger CCE and smaller average cluster size observed for both the modified and modified with gap designs in Fig. 11.
- In the second column, different pixel pitches for the modified and modified with gap designs are compared at V_{sub} = −1.2 V. All the pitches and designs reach an efficiency of more than 99%. In the modified design the largest pitch shows the smallest operational margin, while the modified with gap shows the opposite. This was expected from the average cluster size trend reported in Fig. 11. Since larger operating margins are observed for the modified with

Fig. 15. Comparison of the main characteristics extracted from the efficiency plots versus threshold. APTS with split 4, reference variant.

gap sensors, this design has been chosen as a reference for the rest of the study. As a further validation, independent measurements of the 25 μm pitch, using the Caribou system, lead to compatible results.

- In the last column, as for the other chips, all irradiated sensors were operated at a fixed chiller temperature of 15 °C. All sensors, regardless of the pitch and for all the reverse substrate voltages studied, can withstand a NIEL irradiation level up to 10^{14} 1 MeV n_{eq} cm^{-2}, higher than the ALICE ITS3 requirement (10^{13} 1 MeV n_{eq} cm^{-2}). For all pitches, a higher NIEL irradiation reduces the operation margin. Up to 10^{14} 1 MeV n_{eq} cm^{-2}, larger pitches show a larger operational margin, but at 10^{15} 1 MeV n_{eq} cm^{-2} they show the lowest detection efficiency, while the pitches of 10 and 15 μm still reach an efficiency higher than 99%. For TID irradiations of up to 3×10^6 Gy (much higher than the ALICE ITS3 requirement and reaching the ALICE 3 requirement), the DUT has reached an efficiency of 99%, though over a smaller range of operation due to the higher noise. All these results are in agreement with the observations reported in Fig. 11.

Fig. 16 compares the influence of reverse substrate bias on the detection efficiency and the noise of sensors which received high NIEL irradiation dose. For the detection efficiency, the threshold is set to three times the RMS noise. For the smallest pitch, even at 0 V an efficiency of almost 99% can be reached for a NIEL of 10^{15} 1 MeV n_{eq} cm^{-2}. This observed radiation hardness, near room temperature, can be attributed to a smaller collection volume resulting in a lower leakage current and hence lower noise, and a lower charge losses for smaller pitches under high radiation dose. For a voltage of -4.8 V and a 10 μm pitch, an efficiency compatible with 99% can be reached even up to a radiation of 2×10^{15} 1 MeV n_{eq} cm^{-2}.

5.3. Spatial resolution and cluster size

In Fig. 17 the spatial resolution and cluster size of a 15 μm modified with gap sensor for different values of V_{sub} are reported as a function of the threshold in e^-. The threshold was required to be greater than 3 times the noise RMS. As expected, the cluster size decreases for higher thresholds and leads to a slight deterioration of the spatial resolution. The average cluster size shows a small decrease going to more negative V_{sub}. The largest difference is observed when going from $V_{sub} = 0$ V to -1.2 V, which is when most of the depletion process happens. As expected from the small cluster size, the difference between the analogue and hit/no-hit resolution is small and noticeable only at low thresholds.

The APTS versions listed in Table 2 have all been tested.[5] The following quantities have been extracted from the resolution plots and reported in Fig. 18:

- **Spatial resolution and average cluster size at a threshold of 100 electrons** (second and third rows): if a value is not reported, it means that $3 \times \text{RMS}_{noise} > 100$ electrons or that efficiency is smaller than 99%.
- **Spatial resolution when the efficiency is equal to 99%** (first row): by definition, the corresponding threshold value is larger than 100 electrons (if reported). It indicates, in the range of operation (up to 99%), how much the spatial resolution degrades.

Several trends can be observed:

---

[5] All the resolution plots are reported in the supplementary material.

Fig. 16. Comparison of efficiency and noise versus substrate reverse bias for different pitches and radiation levels. APTS with split 4, modified with gap, reference variant.


Fig. 17. Hit/no-hit resolution (solid lines), analogue resolution (dotted lines) and average cluster size (dashed lines) vs. threshold at different V_{sub} values. The chiller temperature was set to $T = 15$ °C. APTS with 15 µm pitch, modified with gap, split 4, reference variant.

- For all the DUTs, the spatial resolution degrades for higher thresholds, as expected due to the decrease of the average cluster size. Operating the chips at lower thresholds improves spatial resolution and efficiency.

- For all the DUTs, the resolution is better than the pixel pitch divided by $\sqrt{12}$.

- In the first column, when comparing between designs at different V_{sub}, no strong dependence of the spatial resolution is observed. Since the fraction of clusters that have a cluster size above one is larger for the standard type, for this variant the largest improvement in using the analogue information w.r.t. the hit/no-hit resolution is observed. As observed from the ^{55}Fe measurements reported in Fig. 11, the standard design has the largest average cluster size and consequently the best resolution.

- In the second column, for the modified with gap design, the average cluster size decreases for larger pitches, in agreement with the ^{55}Fe (see Fig. 11) and the detection efficiency measurements (see Fig. 15). As expected, for the modified design the trend is the opposite, with a larger average cluster size for the larger pitches and a stronger dependence on the pitch size. Consequently, the improvement in the spatial resolution given by the full analogue information is larger for the 25 µm pixel pitch. The larger cluster sizes allow for better spatial resolutions for pitches above 15 µm w.r.t. the modified with gap type.

- In the last column, the average cluster size shows a small decrease with the increasing NIEL dose due to the deterioration of the charge collection efficiency, in agreement with the ^{55}Fe measurement (see Fig. 11). Due to the lower average cluster size, there is a slight worsening in the resolution for higher irradiation levels, for all pitches. Due to the decrease in the average cluster size, the difference in the hit/no-hit and analogue resolution is even less visible.

6. Conclusions

The performance of several versions of the first production of analogue MAPS for high energy physics implemented in the TPSCo 65 nm ISC process has been studied. Various designs (standard, modified and modified with gap), splits, n-well/p-well geometry (variants) and pitches (10 to 25 µm), have been tested at different reverse substrate bias and NIEL and TID irradiation levels, both with an ^{55}Fe source and in a beam test setup.

Compared to other designs, the modified with gap design demonstrated a high CCE and little charge sharing, leading to a smaller average cluster size and a higher signal-to-noise ratio, and hence a larger operation margin in terms of efficiency. As expected the spatial resolution instead is better for the standard than for the modified with gap designs, reaching ~2 µm, due to the increase of charge sharing. An energy resolution of 4% for the Mn-K_α peak from ^{55}Fe has also been obtained for the modified with gap design. The modified with gap design always reached a detection efficiency higher than 99%, regardless of substrate bias and pitch. Larger pitches provide a slight improvement in operating margin but only up to moderate NIEL levels.

Both ^{55}Fe and test-beam measurements showed a deterioration of charge collection of the modified with gap design with increasing NIEL or TID irradiation doses. Nevertheless, a signal peak was still visible after 10^{16} 1 MeV n_{eq} cm^{-2}. The detection efficiency still reached 99% after 3×10^6 Gy, thus meeting the TID requirements for ALICE ITS3 as well as for the ALICE 3 vertex detector. The efficiency also reached 99% or higher for all pitches, at a temperature of ~15 °C, up to a NIEL of 10^{14} 1 MeV n_{eq} cm^{-2}, above the ALICE ITS3 requirements. This remained the case up to 1×10^{15} 1 MeV n_{eq} cm^{-2} for a pixel pitch of 15 µm, and up to 2×10^{15} 1 MeV n_{eq} cm^{-2} for a pixel pitch of 10 µm.

After process modifications and pixel designs based on general principles already explored in the 180 nm technology, this study provides detailed analog information about the sensor signal in this technology

Fig. 18. Comparison of the main characteristics extracted from the resolution plots versus threshold. APTS with split 4, reference variant.

and complements the one on the Digital Pixel Test Structure [29]. These studies qualify the TPSCo 65 nm ISC technology for HEP after this first run. This smaller feature size technology has significant potential for even further improvement through the exploitation of process features dedicated to imaging, so far unexplored by our community, like pinned diodes, special photodiodes, etc. It offers better circuit density and hence more functionality in the same area. A further improvement in component density at the pixel level may be achieved by stacking a sensor wafer to a 65 nm CMOS readout wafer, or wafers from even finer linewidth technologies, an option recently offered by the foundry. Therefore, this technology provides superior integration possibilities, and hence significant potential for use in future high energy physics experiments.

Declaration of competing interest

The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper.

Data availability

Data will be made available on request.

Acknowledgements

Appendix A. Effect of different i_{reset} and readout sampling frequency

To study the dependency of the spectra parameters on the readout system, measurements were performed on two different setups: one with the standard readout system with a 4 MHz bandwidth, already described in this paper, and one connected to a picoscope [30] with up to 500 MHz bandwidth and 5 GS/s sampling rate. It is important to understand the impact on the performance of different I_{reset} values, as in Fig. 11 spectra with different I_{reset} are compared. Fig. A.19 shows a slight increase in capacitance (left) and a degradation of energy resolution (right) for increasing I_{reset}, taken with the standard readout.

The picoscope measurements confirm the capacitance result and the degradation of the energy resolution with increasing I_{reset}.

Nevertheless, the degradation of the energy resolution in the picoscope setup is less important; an energy resolution of about 3.4%

Fig. A.19. Capacitance (left) and energy resolution (right) comparison between different I_{reset}. APTS with 15 μm pitch, modified with gap, split 4, reference variant, V_{sub} = −1.2 V, standard readout.

and 3.9% has been obtained for I_{reset} = 10 pA (∼5.3% and 12.7% for I_{reset} = 250 pA), for the picoscope and standard readout, respectively. In comparison, the intrinsic energy resolution of the detector is ∼2%, obtained with a Fano factor F = 0.1161 [31].

Therefore, in this paper, spectra which strongly benefit from high energy resolution were obtained with a I_{reset} of 10 pA (e.g. Fig. 9). Other measurements were carried out at 100 pA except for radiation levels of 2×10^{15} 1 MeV n_{eq} cm^{-2} and higher that had to be carried out with a I_{reset} of 250 pA to compensate the increased leakage currents.

Appendix B. Supplementary data

Supplementary material related to this article can be found online at https://doi.org/10.1016/j.nima.2024.169896.

References

[1] I. Valin, et al., A reticle size CMOS pixel sensor dedicated to the STAR HFT, J. Instrum. 7 (01) (2012) C01102, http://dx.doi.org/10.1088/1748-0221/7/01/C01102.
[2] G. Contin, et al., The STAR MAPS-based PiXeL detector, Nucl. Instrum. Methods Phys. Res. A 907 (2018) 60–80, http://dx.doi.org/10.1016/j.nima.2018.03.003.
[3] M. Mager, ALPIDE, the Monolithic Active Pixel Sensor for the ALICE ITS upgrade, Nucl. Instrum. Methods Phys. Res. A 824 (2016) 434–438, http://dx.doi.org/10.1016/j.nima.2015.09.057.
[4] G. Aglieri Rinella, et al., The ALPIDE pixel sensor chip for the upgrade of the ALICE Inner Tracking System, Nucl. Instrum. Methods Phys. Res. A 845 (2017) 583–587, http://dx.doi.org/10.1016/j.nima.2016.05.016.
[5] F. Reidt, et al., Upgrade of the ALICE ITS detector, Nucl. Instrum. Methods Phys. Res. A 1032 (2022) 166632, http://dx.doi.org/10.1016/j.nima.2022.166632.
[6] CERN EP R&D (Accessed 28 June 2023). URL https://ep-rnd.web.cern.ch/topic/monolithic-pixel-detectors.
[7] Tower Partners Semiconductor Co (Last accessed 28 June 2023). URL http://www.towersemi.com/.
[8] W. Snoeys, et al., A process modification for CMOS monolithic active pixel sensors for enhanced depletion, timing performance and radiation tolerance, Nucl. Instrum. Methods Phys. Res. A 871 (2017) 90–96, http://dx.doi.org/10.1016/j.nima.2017.07.046.
[9] ALICE Collaboration Collaboration, Letter of Intent for an ALICE ITS Upgrade in LS3, Tech. rep., CERN, Geneva, 2019, http://dx.doi.org/10.17181/CERN-LHCC-2019-018.
[10] ALICE Collaboration Collaboration, Letter of Intent for ALICE 3: A Next Generation Heavy-Ion Experiment at the LHC, Tech. rep., CERN, Geneva, 2022, http://dx.doi.org/10.48550/arXiv.2211.02491.
[11] M. Munker, et al., Simulations of CMOS pixel sensors with a small collection electrode, improved for a faster charge collection and increased radiation tolerance, J. Instrum. 14 (05) (2019) C05013, http://dx.doi.org/10.1088/1748-0221/14/05/C05013.
[12] M. Dyndal, et al., Mini-MALTA: radiation hard pixel designs for small-electrode monolithic CMOS sensors for the High Luminosity LHC, J. Instrum. 15 (02) (2020) P02005, http://dx.doi.org/10.1088/1748-0221/15/02/P02005.
[13] G. Aglieri Rinella, et al., Optimization of a 65 nm CMOS imaging process for monolithic CMOS sensors for high energy physics, PoS Pixel2022 (2023) 083, http://dx.doi.org/10.22323/1.420.0083.
[14] V. Sarritzu, et al., A readout system for monolithic pixel sensor prototypes towards the upgrade of the ALICE Inner Tracking System, J. Instrum. 18 (01) (2023) C01047, http://dx.doi.org/10.1088/1748-0221/18/01/C01047.
[15] D. Schledewitz, Characterization of APTS, an Analog MAPS Test Structure Fabricated in 65 nm CMOS Technology Master Thesis, University of Heidelbergh, 2023, URL http://www.physi.uni-heidelberg.de/Publications/MasterThesis_DavidSchledewitz.pdf.
[16] J. Hasenbichler, Development of Novel Pixel CMOS Sensors Optimised for Time Resolution PhD, Vienna University of Technology, 2021, URL https://cds.cern.ch/record/2806261.
[17] D. Banerjee, et al., The North Experimental Area at the cern super proton synchrotron, 2021, URL https://cds.cern.ch/record/2774716.
[18] M. Mager, The Telescope Optimiser. URL https://mmager.web.cern.ch/telescope/tracking.html.
[19] D. Dannheim, et al., Corryvreckan: a modular 4D track reconstruction and analysis software for test beam data, J. Instrum. 16 (03) (2021) P03008, http://dx.doi.org/10.1088/1748-0221/16/03/P03008.
[20] V. Blobel, A new fast track-fit algorithm based on broken lines, Nucl. Instrum. Methods Phys. Res. A 566 (1) (2006) 14–17, http://dx.doi.org/10.1016/j.nima.2006.05.156.
[21] R. Turchetta, Spatial resolution of silicon microstrip detectors, Nucl. Instrum. Methods Phys. Res. A 335 (1–2) (1993) 44–58, http://dx.doi.org/10.1016/0168-9002(93)90255-G.
[22] R. Bugiel, et al., High spatial resolution monolithic pixel detector in SOI technology, Nucl. Instrum. Methods Phys. Res. A 988 (2021) 164897, http://dx.doi.org/10.1016/j.nima.2020.164897.
[23] W. Riegler, G. Aglieri Rinella, Time resolution of silicon pixel sensors, J. Instrum. 12 (11) (2017) P11017, http://dx.doi.org/10.1088/1748-0221/12/11/P11017.
[24] T. Vanat, CLICdp Collaboration Collaboration, Caribou – A versatile data acquisition system, PoS TWEPP2019 (2020) 100, http://dx.doi.org/10.22323/1.370.0100.
[25] R. Diener, et al., The DESY II test beam facility, Nucl. Instrum. Methods Phys. Res. A 922 (2019) 265–286, http://dx.doi.org/10.1016/j.nima.2018.11.133.
[26] H. Jansen, et al., Performance of the EUDET-type beam telescopes, EPJ Tech. Instrum. 3 (1) (2016) 7, http://dx.doi.org/10.1140/epjti/s40485-016-0033-2.
[27] A. Simancas, et al., Developing a monolithic silicon sensor in a 65 nm CMOS imaging technology for future lepton collider vertex detector, in: IEEE Nuclear Science Symposium and Medical Imaging Conference, NSS/MIC, 2022, pp. 1–7, http://dx.doi.org/10.1109/NSS/MIC44845.2022.10398964.
[28] P. Baesso, et al., The AIDA-2020 TLU: a flexible trigger logic unit for test beam facilities, J. Instrum. 14 (09) (2019) P09019, http://dx.doi.org/10.1088/1748-0221/14/09/P09019.
[29] G. Aglieri Rinella, et al., Digital pixel test structures implemented in a 65 nm CMOS process, Nucl. Instrum. Methods Phys. Res. A 1056 (2023) 168589, http://dx.doi.org/10.1016/j.nima.2023.168589.
[30] Picotech, Picoscope 6000E Series. URL https://www.picotech.com/download/datasheets/picoscope-6000e-series-data-sheet.pdf.
[31] B. Lowe, Measurements of Fano factors in silicon and germanium in the low-energy X-ray region, Nucl. Instrum. Methods Phys. Res. A 399 (2) (1997) 354–364, http://dx.doi.org/10.1016/S0168-9002(97)00965-0.