

POSITION SENSITIVE DETECTORS 13
Sep. 3-9, Oxford

ATLAS ID
8 silicon layers + TRT
1.9 m² pixels / 60 m² strips
Coverage to $|\eta| = 2.6$ (8.5°)
Pixel Insertable B-Layer (2013)

TRANSITION RADIATION TRACKER

PIXEL OUTER BARREL

[1] ATLAS, Expected tracking and related performance with the updated ATLAS Inner Tracker layout at the High-Luminosity LHC, ATL-PHYS-PUB-2021-024


ATLAS ITk [1]
9 silicon barrel layers
13 m² pixels / 167 m² strips
Coverage to $|\eta| = 4$ (2.1°)
3 pixel sub-systems
(inner, outer barrel, outer endcap)

PIXEL INTERLOCK AND DCS IN SR1

FOR THE OUTER BARREL RD53A DEMONSTRATOR


SR1 Environment Box

The environment box contains door sensors, light sensors, humidity and flow detectors, and other monitoring specific to a test-stand setup. Since the final ITk detector will not expose such sensors locally, LISSY does not support them, so an industry-standard SIMATIC PLC has been chosen to complement LISSY and handle environment box signals in the demonstrator.



The last module NTC in each serial powering chain is routed directly to the interlock crate.

ANALOG NTC TEMPERATURE



LISSY Crate
Local Interlock and Safety System
Interlock monitoring panels are provided as linked physical (crate-centric) and logical (demonstrator-centric) views for ease of operator use.

Monitoring FPGA
NTC inputs
Temperature 2 Input cards





Digital interconnect
Global Safety System card

Interlock signal outputs
OUT cards

Interlock FPGA
hot-swappable interlock matrix


The OPC Unified Architecture (UA) data exchange protocol is used to standardise communication with hardware devices.

LISSY Panel
Physical-view control interface



The SR1 demonstrator uses the same WinCC-OA SCADA software, OPC-UA communication protocol, CERN JCOP framework, Final State Machine (FSM), and distributed project structure as the current ATLAS DCS system, allowing developments for the demonstrator to generalise for ITk, post-commissioning.

WinCC OA Distributed System



Status and Outlook

The LISSY + PLC solution will soon replace the current IBL interlock in use for the Pixel demonstrator, bringing the demonstrator in-line with the final ITk interlock solution. The LISSY DCS is complete, and physical integration is ready to go - only the actual swap remains.

References and Acknowledgements
Longeron render prepared by Diego Alvarez Feito (CERN)
Particular thanks to Hans Joos (U. Göttingen, CERN), Jarl Pettersen (CERN), and Nicola Pacifico (CERN) for their contributions to the demonstrator DCS system and development of the PLC interlock infrastructure.