EUROPEAN ORGANIZATION FOR NUCLEAR RESEARCH ORGANISATION EUROPEENNE POUR LA RECHERCHE NUCLEAIRE

CERN - PS DIVISION

PS/ RF/ Note 95-05

AUTOMATIC DELAY COMPENSATION (PS/RF-LL 2059)

F. Blas, R. Garoby

Geneva, Switzerland 7 February 1995

1. INTRODUCTION

An "automatic delay compensation" is part of the "one turn delay feedback" system used in the CERN PS accelerator. It is represented as the one turn delay in Figure 1.



Figure 1. Overall block diagram of the PS "one turn delay feedback".

The aim of this circuit is to ensure that the total loop delay will remain equal to the variable revolution period T_{rev} , during the whole acceleration process.

Let " t_v " be the variable delay obtained in the "automatic delay compensation" and " t_0 " the fixed delay in the rest of the loop.

We would like to have $T_{rev} = t_v + t_0$ at any time during the acceleration cycle.

2. DESCRIPTION

The principle of operation of an automatic delay compensation is shown schematically in Figure 2.



Figure 2. Simplified block diagram of an automatic delay compensation.

To simplify the later expressions, we shall assume the clock frequency variation during t_v or t_0 to be negligible.

This is to say:

$$\omega_{\mathbf{W}}(t) = \omega_{\mathbf{R}}(t) = \omega_{\mathbf{dk}}(t).$$

This assumption is valid for the practical case encountered in the PS where:

 $t_V < t_0 \le 2 \ \mu s$ $f_{clk} = 80.f_{rev}$ f_{rev} mean value $\approx 450 \ kHz$ $f_{rev} / dt \le 8 \ Hz / \mu s$

This means that the clock frequency variation is smaller than 354.10^{-5} % during t₀ in this application.

Considering these simplifications and using Figure 3 for a graphical interpretation, we can write the total delay experienced by a data passing through the FIFO at a given time:

$$t_{\rm V}(t) = N_0 T_{\rm cik}(t) - t_0$$
 (1)

t_v: total delay through the FIFO.

T_{clk} : clock period

 N_0 : total depth of the FIFO (in term of memory cells) measured when $T_{clk} > t_0$.

to : delay between "read" and "write" clock

Equation (1) results from the typical behaviour of a FIFO, described in Figure 3.





The later diagram was drawn with $t_0 < T_{clk}$, but the same reasoning applies when T_{clk} shortens gradually to a value lower than t_0 . In this case the FIFO depth "N" automatically shrinks to a value $N(t) = N_0 - k$, where "k" is the number of entire clock periods within t_0 .



Figure 4. FIFO phase diagram obtained for $N_0 = 3$, after a clock frequency increase from $(T_{clk} > t_0)$ to $(t_0 > T_{clk})$ (initial conditions as in Figure 3).

To be convinced that the FIFO depth decreases when the clock frequency increases (and vice-versa) we shall count the total amount of read and write clock periods at a given time, to check whether they differ.

If for example, after an accelerating cycle, there are more read cycles than write cycles, we can conclude that the FIFO depth has decreased in terms of memory cells. Let's start at time t = 0, from $\omega_{clk} = \omega_0$, and compute the total phase shift until t = T, on both "read" and "write" clocks.

$$\Rightarrow (\phi_{R} - \phi_{W})(T) = \int_{0}^{T} \omega_{R}(t) \cdot dt - \int_{0}^{T} \omega_{W}(t) \cdot dt + \phi_{0}$$

as for $t \le t_0$: $\underline{\omega}_W(t) = \underline{\omega}_R(t) = \omega_0$

$$\Rightarrow (\phi_{R} - \phi_{W})(T) = \int_{0}^{T} \omega_{R}(t) \cdot dt - \int_{0}^{L_{0}} \omega_{0}(t) \cdot dt - \int_{L_{0}}^{T} \omega_{W}(t) \cdot dt + \phi_{0}(t) \cdot dt$$

as $\underline{\omega}_{W}(t) = \underline{\omega}_{R}(t - t_{0})$

$$\Rightarrow (\phi_{\mathbf{R}} - \phi_{\mathbf{W}})(\mathbf{T}) = \int_{0}^{\mathbf{T}} \omega_{\mathbf{R}}(t) \cdot dt - \int_{0}^{\mathbf{T} - t_{0}} \omega_{\mathbf{R}}(t) \cdot dt - \omega_{0} \cdot t_{0} + \phi_{0}$$

$$\Leftrightarrow (\phi_{R} - \phi_{W})(T) = \int_{T-t_{0}}^{T} \omega_{R}(t) \cdot dt - \omega_{0} \cdot t_{0} + \phi_{0}$$

as $\omega_R = \omega_{clk}$ is considered as constant during to:

$$\Rightarrow (\phi_{R} - \phi_{W})(t) = \omega_{clk}(t) \cdot t_{0} - \omega_{0} \cdot t_{0} + \phi_{0}$$
(2)

Phase difference between "read" and "write" clock of the FIFO, for a slowly increasing clock frequency

$$\omega_0 = \omega_{clk}(0)$$

$$\phi_0 = (\phi_R - \phi_W)(0)$$

So at time t, the difference between the number of read and write clock pulses is:

$$N(0) - N(t) = INT[(\phi_{R} - \phi_{W})(t) / 2\pi]$$

$$\Leftrightarrow N(0) - N(t) = INT[(f_{clk}(t), t_{0}) - (f_{0}, t_{0}) + (\phi_{0} / 2\pi)]$$
(3)

FIFO depth evolution in term of memory cells

INT(x): integer part of x

These equations show that the FIFO depth is evolving with the clock frequency.

The conclusion is that equation 1 is always valid and reflects the continuous evolution of the phase difference between read and write clocks.

The objective is to have:

$$t_{\rm V} = T_{\rm rev} - t_0 \tag{4}$$

(4) = (1) implies:

$$T_{rev}(t) = N_0.T_{clk}(t)$$

Expression relating the FIFO depth "N₀" (measured for $T_{clk} > t_0$) and the clock period " T_{clk} " with the revolution period " T_{rev} ", before the acceleration process, so to have the proper automatic delay compensation.

Practical example (PS):

 $T_{clk} = T_{rev} / 80 \implies N_0 = 80$ $t_0 = 1.73 \ \mu s$

As in the PS we don't start from $f_{clk} = 0$, we have to preset the FIFO depth N to the value corresponding to the preset clock frequency.

Let's have $f_0 = 0$, $\phi_0 = 0$, N(0) = 80, $t_0 = 1.73 \ \mu s$ and fclk = (415.10³.80) Hz in equation 3:

$$\Rightarrow N_{\text{preset}} = 80 - \text{INT}(57.436)$$
$$\Leftrightarrow N_{\text{preset}} = 23$$

Total amount of clock periods in the "one turn delay" loop for f $_{rev preset}$ = 415 kHz and t₀ = 1.73 µs

We also have to reevaluate the N_{preset} value of the FIFO itself, considering the delay, in clock periods, of the rest of the circuit (4.5 T_{clk}) and in in the "digital comb filter" (2.5 T_{clk})



FIFO preset depth, in term of memory cells, computed for f $_{rev\,preset}$ = 415 kHz and t_0 = 1.73 μs

This value is obtained for SW1 and SW2 on 0000 position (maximun delay) The next figure represents the actual hardware block diagram of an automatic delay compensation circuit.



Figure 5. Block diagram of an automatic delay compensation.

3. HARDWARE SET-UP

To set up an automatic delay compensation requires a small screw-driver, a voltmeter, a network / spectrum analyser (1 kHz \rightarrow 20 MHz), a sinewave generator (40 MHz) and an oscilloscope (bandwidth >120 MHz).

- Make a connexion from pin 3 of IC5 to pin 2 IC11 and another from pin 6 and 7 of IC5 to pin 1 of IC11.
- 2. Make a connexion from pin 15 of IC19 to pin 7 IC12 and tie this last pin to -2V through a 100 Ω resistor.

- 3. Make a connexion from pin 6 of IC12 to pin 15 IC12 and tie this last pin to -2V through a 100 Ω resistor.
- Cut the connexion between pin 15 of IC12 and pin 9 IC11 and then connect pin 3 IC12 to pin 9 IC11
- 5. Connect a 300 Ω resistor from J7 (connexion point on the PCB) to the 1 k Ω "Att."potentiometer on the front panel.
- 6. Make a visual test of the soldering (wiring side of the pcb).
- 7. This unit can be used with its either digital or analog input active, not both ! The selection is made by removing the unused input circuits (IC16 when digital, IC7-8 when analog)
- 8. Remove IC 7 and 8.
- 9. To set up the ADC bias point, measure the voltage on pin 11 of IC16 and then set P2 to have exactly half of this voltage on pin 12 of IC12.
- 10. Connect the hardware as in Figure 6 and applie a reset pulse. Set the generator so to have a 10 dBm sinewave source signal. You should observe on both outputs the sample and hold (at the 40 MHz clock rate) version of the input. The out / in gain should be close to unity when the potentiometer "Att." is on zero and drop to 0.24 (-12 dB) when the value is 10.0.
- 11. Decrease the value of the modulation to -30 dB and ckeck the output structure with the spectrum analyser. Set P1 (hysteresis control of the input comparators of the ADC) so as to obtain the lowest possible phase modulation sidebands.



Figure 6. Test layout.

- 12. Set SW1 and SW2 to each of the values from "0001" to "1111" (with a reset applied after each setting) and ckeck that the input to output delay increases from 145 ns to 495 ns with 25 ns steps (clock period)
- 13. Remove IC16 and plug in IC7 and IC8.

Check by connecting to ground the inputs Nr.1,3,5,7,9,11,13,15 of the digital input that pins 19,20,21,22,23,24,25,26 flip from ECL low to high level.

4. ELECTRICAL CHARACTERISTICS

Input impedance (clock and analog in): 50 Ω

<u>Output impedance</u>: 50 Ω in serial with 10 nF \Leftrightarrow 320 kHz cut-off frequency.

Maximum clock frequency: 70 MHz

<u>Clock pulse width</u>: > 5 ns

<u>Analog input bandwidth</u> (small signals): 60 kHz \rightarrow 115 MHz

<u>Analog output bandwidth</u>: 320 kHz \rightarrow 140 MHz

<u>Test output bandwidth</u>: 320 kHz \rightarrow 30 MHz

Input voltage resolution: 7.8 mV (= 1 LSB)

<u>Input-output transit time</u>: $5.T_{clk} + 20$ ns on 0001 position of SW1 and SW2 (minimum delay) + $1.T_{clk}$ for each binary increase + $0.5.T_{clk}$ for the harmonic analysis. For SW1, SW2 = 0000 the total delay is $20.T_{clk} + 20$ ns

Open loop and reset inputs: 2 V min, 50 V DC max

<u>Out / in gain:</u> $1 \equiv 0 \text{ dB}$ (potentiometer "Att" at 0.0) to $0.24 \equiv -12 \text{ dB}$ (pot. at 10.0)

5. ACKNOWLEDGMENTS

It is a pleasure to thank D. Boussard, J.L. Gonzalez and G. Lambert for their great help and their kindness in sharing with us their experience in all the domains involved in the "one turn delay feedback".

6. **REFERENCE**

F. Blas, R. Garoby. Design and operational results of a "one-turn-delay feedback" for beam loading compensation of the cern PS ferrite cavities. CERN/PS 91-16 (RF).

Distribution:

PS/RF/LL section





