

# Hardware Design and Testing of the Generic Rear Transition Module (GRM) for the Global **Trigger Subsystem of ATLAS Phase-II Upgrade**

Filiberto Bonini and Shaochun Tang on behalf of the ATLAS TDAQ Collaboration Physics department, Brookhaven National Laboratory, Upton, NY, USA. Email: fbonini@bnl.gov



## **GRM Versal bring-up**


GRM's innovative Xilinx Versal Prime SoC for heterogeneous computing (ACAP FPGA) was configured with Control, Interfaces, Processing System (CIPS), Network-On-Chip (NOC) and DDRMC IPs. All CIPS interfaces, such as DDR4 memory, GbE and UART were tested successfully. The OS was cross-compiled via PetaLinux 2021.2, and Python scripts were developed to configure and monitor the power and thermal performances from the several I2C devices.




# **GRM Transceiver testing**

Versal GTY MGTs and Samtec ECUO FireFly 14-Gb/s and 25-Gb/s optical modules were tested in PRBS loopback with Xilinx **IBERT**. All links run **error-free** achieving BER < 10<sup>-13</sup>.

Link	Open area	
Quad	12.8	25.8
-MGT	Gb/s	Gb/s
106-0	6848	4865
205-0	7360	5184
206-0	8000	6080
Avg.	7900	5380







### **Conclusions and Outlook**

# **GRM IpGBT testing with VM1802**

**IpGBT** functionality and its interfacing to the VM1802 FPGA were also exercised on GRM. The IpGBT ASIC is firstly configured via I2C by the OS. Custom logic is used to generate, send, receive and check data on uplink & downlink. Data loopbacks run via electrical





ATLAS Global Trigger is a new firmware-focused trigger subsystem running on common hardware platform. The GRM board design, fabrication and testing have been completed successfully. All its hardware functionality has been validated. A first-time demonstration of Versal and IpGBT interfacing was achieved, and as both devices will play crucial roles in ATLAS TDAQ for a long time, this experience on GRM will also be valuable to several other projects (e.g. GCMv3 revision and FELIX FLX18\* Phase-II hardware).

### 2022 IEEE Nuclear Science Symposium, Milano IT, 5-12 November 2022

#### #1062 - N-20 NSS Posters II - Wed 2022.11.9 10:50





