

**EUROPEAN ORGANIZATION FOR NUCLEAR RESEARCH  
ORGANISATION EUROPÉENNE POUR LA RECHERCHE NUCLÉAIRE**

**CERN - PS DIVISION**

**PS/ OP/ Note 99-06 (Tech.)**

**THE DUAL QUADRATURE DIRECT DIGITAL SYNTHESIZER  
TECHNICAL MANUAL**

**R.R. Steerenberg**

***Abstract***

The dual Quadrature Direct Digital Synthesizer is a new developed module which, in combination with a GFAS, can be used to generate two independent pairs of quadrature sine waves. The frequency of the generated sine waves is determined by the function programmed in the GFAS. The Dual Quadrature D.D.S. is a general purpose module, but it was initially designed for the P.S. Booster longitudinal Mode Analyzer System to act as a synchrotron frequency programmer.

Geneva, Switzerland  
25 February 1999

**Table of contents:**

<b>Introduction.</b>	<b>3.</b>
<b>1. The hardware description.</b>	<b>4.</b>
<b>1.1. The digital logic.</b>	<b>5.</b>
<b>1.1.1. The three workings modes of the module.</b>	<b>5.</b>
<b>1.1.2. The serial to parallel converter.</b>	<b>6.</b>
<b>1.1.3. The multiplexers.</b>	<b>6.</b>
<b>1.1.4. The ALTERA program.</b>	<b>8.</b>
<b>1.2. The D.D.S. integrated circuit.</b>	<b>11.</b>
<b>1.3. The DAC and filtering output circuit.</b>	<b>15.</b>
<b>2. The characteristics.</b>	<b>16.</b>
<b>3. The calibration procedure.</b>	<b>17.</b>
<b>4. The D.Q.D.D.S. as synchrotron frequency programmer.</b>	<b>19.</b>
<b>Acknowledgement.</b>	<b>20.</b>
<b>References.</b>	<b>20.</b>

**Annexes:**

1. Schematics of the Dual Quadrature Direct Digital Synthesizer module.
2. The ALTERA AHDL program listing with comments.
3. The Q2334 D.D.S. data sheet.
4. The AD9713BBN D.A.C. data sheet.
5. The Dual Quadrature Direct Digital Synthesizer module front panel.
6. The PCB component view.

## **Introduction.**

The Dual Quadrature Direct Digital Synthesizer (DQDDS) is a new developed NIM module which, in combination with a GFAS, can be used to generate two independent pairs of quadrature sine waves. The frequency of the generated sine waves is determined by the programmed function of the GFAS.

The module can generate the two independent pairs of quadrature sine waves with a frequency range which goes from DC to 1MHz with a resolution up to 1Hz.

The 1<sup>st</sup> chapter will give a detailed description of the module and its operation by explaining the different parts of the block diagram

Chapter 2 will summarize the characteristics of the module.

The module needs to be calibrated before using it in any system. This calibration is rather simple and a procedure is given in the 3<sup>rd</sup> chapter of this note.

Initially the DQDDS was designed for the P.S. Booster longitudinal Mode Analyzer System to act as a synchrotron frequency programmer. The 4<sup>th</sup> and last chapter will briefly describe how to use the DQDDS in such a system.

## 1. The hardware description.

The Dual Quadrature Direct Digital Synthesizer (DQDDS) generates two independent pairs of sinusoidal signals in quadrature. This means that the relative phase between the two outputs differs 90° of which the output “OUT\*” is lagging in respect to the output “OUT”. The block diagram is illustrated in figure 1.1, in which we can see that the module is made of two identical channels. In the following paragraphs, only one channel will be discussed.




Figure 1.1: The dual quadrature direct digital synthesizer block diagram.

A GFAS sends every 20us during approximately 4us its 16-bit data in a serial format to its destination, which in this case is the DQDDS. This data is converted into parallel as soon as it enters the serial/parallel converter, which is part of the “logic block”. The obtained parallel data is then stored in a buffer until the complete frequency word is sent.

Immediately after the data is released from the buffers it is send to the D.D.S. chip in 4 times 8 bytes.

Once the D.D.S. received a clock signal indicating that the frequency word is completely present in the D.D.S. input buffers it starts generating a pair of quadrature sine waves with a frequency corresponding to the frequency word that was sent by the GFAS. The D.D.S. will then generated a series of 12-bit words, representing the amplitude of the sine wave to be generated. A digital to analog converter (DAC) will produce the actual sine wave as a staircase. The filters will smooth the signal and suppress the unwanted digital noise and clock signals. Output buffers will provide 3 outputs of the same signal.

## 1.2. The digital logic.

In the block diagram of figure 1.1 we see two identical blocks called “logic block”. This logic block is a collection of different digital functions integrated in one electrical programmable logic device from the producer “ALTERA” Figure 1.2 shows the schematic contents of the programmable device.




Figure 1.2: The schematic contents of the logic block.

### 1.1.1. The three working modes of the module.

The module can work in three different modes depending on the external conditions:

1. Operation mode
2. Test mode
3. Reset mode

#### *Operation mode:*

In the operation mode the 16-bit data coming from the GFAS is used to generate the output frequency. The operational mode is automatically active when the reset and test mode are inactive.

#### ***Test mode:***

The test mode, activated by the button on the front panel, gives the user the possibility to send a pre-programmed 16-bit frequency word to the D.D.S. This will ease the search in case of a problem.

#### ***Reset mode:***

The reset mode is necessary in order to be able to (re-)initialize the D.D.S. and to reset the contents of the registers. This mode is activated at power-up, by pushing the front panel reset button or pulsing the reset input.

### **1.1.2. The serial to parallel converter.**

The serial data coming from the GFAS is converted into parallel data. This serial to parallel converter is nearly the same as the one used on the GFA's DAC cards and is partly integrated in the logic block.

The serial data is formatted in the following way:

- Each bit has a time frame of 250 ns.
- A logic '1' is high during  $\frac{3}{4}$  of a bit time frame (~190 ns).
- A logic '0' is high during  $\frac{1}{4}$  of a bit time frame (~65 ns).
- The serial data consists of 16-bits and has thus a time length of 4us.
- Each 20us a new 16-bit word is sent.

When one samples the original serial data on the rising edge of the delayed serial data, one can demodulate the serial data and convert it into parallel data by means of shift registers. In reality the serial data enters via an opto-coupler which transmits the data to a PAL and an active delay circuit. The output of the PAL provides two important signals:

- The original serial data (ODAT)
- The delayed serial data (OCLK), which acts as clock for demodulation.

These two signals enter the serial in and parallel out shift registers, which are programmed in the logic block. When the complete 16-bit word is stored in the shift registers, according the principle described above, a clock signal (OLD) latches the data into the buffers. At the same moment the data is available for further treatment by the logic block.

### **1.1.3. The multiplexers.**

The logic block contains 4 types of multiplexers:

- The gain multiplexer
- The test multiplexer
- The data multiplexer
- The address multiplexer

### **The gain & test multiplexer:**

This multiplexer provides the link between the serial to parallel converter and the data multiplexer. The D.D.S. chip can accept 32-bit wide frequency words. The serial frequency word send by the GFAS is only 16-bit wide. This offers the possibility to shift the 16-bit word within the 32-bit wide D.D.S. region. This way one can change the output frequency range and thus the frequency gain.

The gain & test multiplexer provides:

- Gain selection (set by 3 onboard jumpers).
- Data multiplexing between:
  - Operational mode data (16-bit data word from the serial input).
  - Test mode data (16-bit internally pre-programmed frequency word).
  - Visualization of the chosen gain on the front panel by means of LED's.

The multiplexer is constructed so that the 16-bit word can be shifted within a range of a 20-bit word. This provides 5 different gain settings and thus frequency ranges. The gain multiplexer is controlled by 3 jumpers: GC2, GC1 and GC0. Table 1 shows the properties going with the different jumper settings.

MSB		LSB															
GC2	GC1	GC0	Start frequency	End frequency	Frequency step	Gain	LED on										
0	0	0	0 Hz.								1 Hz.	1	L1				
0	0	1	0 Hz.								131kHz.	2	L2				
0	1	0	0 Hz.								262kHz.	4	L3				
0	1	1	0 Hz.								524kHz.	8	L4				
1	0	0	0 Hz.								1048kHz.	16	L5				
1	0	1	0 Hz.								65kHz.	1	None				
1	1	0	0 Hz.								65kHz.	1	None				
1	1	1	0 Hz.								65kHz.	1	None				

Table 1: The jumpers setting and properties of the gain multiplexer.

Table 2 shows the distribution of the 16-bit frequency word within the 20-bit range as a function of the gain jumper settings.

MSB	LSB	Multiplexer output bits																		Gain			
		GC2	GC1	GC0	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
0	0	0	0	0	0	0	d15	d14	d13	d12	d11	d10	d9	d8	d7	d6	d5	d4	d3	d2	d1	d0	1
0	0	1	0	0	0	d15	d14	d13	d12	d11	d10	d9	d8	d7	d6	d5	d4	d3	d2	d1	d0	0	2
0	1	0	0	0	d15	d14	d13	d12	d11	d10	d9	d8	d7	d6	d5	d4	d3	d2	d1	d0	0	0	4
0	1	1	0	d15	d14	d13	d12	d11	d10	d9	d8	d7	d6	d5	d4	d3	d2	d1	d0	0	0	0	8
1	0	0	d15	d14	d13	d12	d11	d10	d9	d8	d7	d6	d5	d4	d3	d2	d1	d0	0	0	0	0	16
1	0	1	0	0	0	d15	d14	d13	d12	d11	d10	d9	d8	d7	d6	d5	d4	d3	d2	d1	d0	1	1
1	1	0	0	0	d15	d14	d13	d12	d11	d10	d9	d8	d7	d6	d5	d4	d3	d2	d1	d0	1	1	1
1	1	1	0	0	0	d15	d14	d13	d12	d11	d10	d9	d8	d7	d6	d5	d4	d3	d2	d1	d0	1	1

Table 2: The frequency word position as a function of the gain jumper settings.

Table 3 finally shows the position of the 16-bit frequency word within the complete 32-bit range of the D.D.S. chip. All the leading bits (b0, b1, b2,...) are logically ‘0’

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	DDS data word
0	0	0	0	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	0	0	0	0	0	0	0	Gain multiplexer data output		
0	0	0	0	0	0	0	0	0	x	x	x	x	x	x	x	x	x	x	x	x	x	x	0	0	0	0	0	0	0	Gain = 1		
0	0	0	0	0	0	0	0	0	0	x	x	x	x	x	x	x	x	x	x	x	x	x	0	0	0	0	0	0	0	Gain = 2		
0	0	0	0	0	0	0	0	0	0	0	x	x	x	x	x	x	x	x	x	x	x	x	0	0	0	0	0	0	0	Gain = 4		
0	0	0	0	0	0	0	0	0	0	0	0	x	x	x	x	x	x	x	x	x	x	x	0	0	0	0	0	0	0	Gain = 8		
0	0	0	0	0	0	0	0	0	0	0	0	x	x	x	x	x	x	x	x	x	x	x	0	0	0	0	0	0	0	Gain = 16		

Table 3: The frequency word position as a function of the gain jumper settings.

#### **The data & address multiplexer:**

The data and address multiplexer are constructed in the ALTERA chip by means of a state machine. It makes sure that the complete 32-bit frequency word is sent in 4 times to the different addresses. It also generates the clock pulses in order to confirm the data and to start the generation of the sine waves by D.D.S.

The way the data is written to the different addresses (registers) is discussed in the next paragraph, that deals about the program in the ALTERA chip.

#### **1.1.4. The ALTERA program.**

The ALTERA is an electrically programmable logic device. The language used for programming the chip is the Altera Hardware Description Language (AHDL). The entire program, with useful comments, can be found in Annex 2. As mentioned previously the module can work in three different modes. Depending on the choice of these modes the programmed state machine will execute different commands. In figure 1.3 we see the most important steps and corresponding actions of the state machine in the operation and test mode.




Figure 1.3: The major steps and actions of the state machine in operational or test mode.

As already mentioned the 32-bit frequency word is written in 4 times to the 1<sup>st</sup> Phase Increment Register (PIRA) of the dual D.D.S. chip. Once the complete frequency word is received by the two channels of a single D.D.S. chip the so called HOPCLK is asserted in order to validate the data. The D.D.S. will now start generating the sine waves with a frequency corresponding to the programmed frequency word. The exact address coding is given in paragraph 1.2. and annex 3.

Figure 1.4 shows the major steps and actions of the state machine when it is operating in the reset mode.




Figure 1.4: The major steps and actions of the state machine in the reset mode.

In the reset mode all registers are cleaned and data necessary for quadrature operation are loaded. Here again I like to refer to paragraph 1.2 and annex 3. for the exact address coding and to annex 2 for the entire and commented program.

These state machines are started by the incoming data. Figure 1.5 shows a timing diagram in which one can see how the state machines, in the EPLD, are controlled.

The ODAT input is where the data from the GFAS enters the module. This is thus a bit stream. A monostable multivibrator generates a kind of inhibit signal (OLD) that makes it possible to convert the serial data into parallel data and to store it in a buffer. When all the data has been received, the OLD goes high. The up going flank of the OLD signal enables the output of the buffers so that the parallel data is available for the multiplexers. It also starts other monostable multivibrators, for each operational mode one, that are combined to one signal, by means of an OR relationship, in the EPLD, called START COUNT. This

signal generates the VALID COUNT signal that is synchronous with the ELPD 4MHz clock. During the high time of the VALID COUNT signal the state machine is running. When the state machine has finished its cycle, it automatically resets the VALID COUNT signal to '0'. At the same time the state machine is forced to its initial position where it is ready to perform another sequence for the next frequency word, 20us later.




Figure 1.5: The Timing diagram of the data transfer sequence.

## 1.2. The D.D.S. integrated circuit.

This paragraph will deal with the way the D.D.S. chip is programmed in order to generate quadrature signals. A copy of the original data sheet can be found in annex 3. Figure 1.6 shows the a diagram of the internal structure of the Q2334 D.D.S. chip.




Figure 1.6: the internal structure of the Q2334 quadrature direct digital synthesizer

The 32-bit frequency word is entered via the 8-bit processor interface. When the complete word is sent to the two D.D.S. channels a HOPCLK signal clocks the data from the frequency/mode control block into the Phase Increment Register PIR, in our case PIRA. The PIRB can be used to perform internal phase modulation and is set to '0' in our case. The switch of the external multiplex control is set as drawn in the picture. This means that the phase accumulator uses the data from PIRA.

The SYSCLK, which in our case is the same for both channels, now adds each time the information in the PIRA to the value present in the phase accumulator.

The value is send to the sine lookup table, which will output a 12-bit value for the sine wave amplitude.




Figure 1.7: A sample sine wave generation.

The generated frequency can then be calculated with the next formula:

$$F_G = \frac{F_S \cdot \Delta\Phi}{2^N}$$

Where:

- $F_G$  = the generated frequency
- $F_S$  = the system clock frequency
- $N$  = the number of bits (32)
- $\Delta\Phi$  = the phase increment value programmed in the PIR.

The phase modulation control block gives the possibility to add a phase shift to one channel in respect to the other. This is done by 3 so-called external phase modulation offset bits. The phase offset as a function of the bit settings is given in table 4. In our case the 2<sup>nd</sup> D.D.S. is lagging 90° in respect to the 1<sup>st</sup> channel.

This is done by making the PM ext. bit 2 of the 1<sup>st</sup> D.D.S. channel '1', which gives an absolute phase offset of 90°. When we make all PM ext. bits of the 2<sup>nd</sup> D.D.S. channel '0', which gives an absolute phase offset of 0°, then we have a relative phase offset of 90°. This data is activated after assertion of the PM clock signal, which is done during the reset procedure.

PM EXT BIT2	PM EXT BIT1	PM EXT BIT0	Abs. Phase offset
0	0	0	0°
0	0	1	45°
0	1	0	90°
0	1	1	135°
1	0	0	180°
1	0	1	225°
1	1	0	270°
1	1	1	315°

Table 4: The external phase modulation offset settings of one D.D.S. channel.

For proper operation of the D.D.S. chip we also need to configure the two mode control registers illustrated in figure 1.8 and figure 1.9.

D7	D6	D5	D4	D3	D2	D1	D0
0*	0*	0*	0*	HOP CLK PHASE MOD ENABLE (HPME)	EXT MUX ENABLE (EME)	EXT PHASE MOD ENABLE (EPME)	0*

ADDRESS × 08 or 18 [hex]

\* These bits must be set to 0.

Figure 1.8: The configuration of the synchronous mode control (SMC) register.

The SMC word is pre-programmed in the ALTERA device and is: ‘00000010’

- Bit D7, D6, D5, D4, D0 must be set to ‘0’
- HPME : Hop Clock Phase Modulation Enable.
  - 1 : When internal phase modulation is wanted. PIRB is added to the phase accumulator once each time the HOP CLK signal is asserted
  - 0 : When internal phase modulation is unwanted.
- EME : External Multiplexer Enable.
  - 1 : The external multiplexer determines whether PIRA or PIRB will be used for the phase accumulation process.
  - 0 : The external multiplexer control is disabled, the signal on the EXT MUX inputs is ignored and the PIRA register will be used for the accumulation process.
- EPME : External Phase Modulation Enable.
  - 1: The PM EXT BITS are read and the corresponding phase offset is latched into the DDS each time the PM CLK is asserted.
  - 0 : When external phase modulation is unwanted. The PM EXT BITS are ignored.

The EPME bit of the SMC register is set to ‘1’ in order to be able to apply external phase modulation for quadrature operation. In this mode the three PM EXT BITS per DDS are read and the corresponding phase offset is latched into the DDS each time the PM CLK is asserted. In order to operate in quadrature mode the phase difference between the two DDS functions must be 90° of which OUT\* is lagging.

D7	D6	D5	D4	D3	D2	D1	D0
DAC STB	0*	PHASE MOD ADD ENABLE (PMAE)	0*	OUTPUT FORMAT**		NRC ENABLE BITS***	

\* These bits must be set to 0.

ADDRESS × 0A or 1A [hex]

Figure 1.9: The configuration of the asynchronous mode control (AMC) register.

The AMC word is also pre-programmed in the ALTERA device and is: ‘00001110’

- Bit D6, D4 must be set to ‘0’
- DAC STB : DAC Strobe (delayed version of the system clock).
  - 1 : DAC Strobe inverted in relation to the system clock.
  - 0 : DAC Strobe not inverted in relation to the system clock.
- PMAE : Phase Modulation Add Eneable.
  - Only used when PMAE bit of the SMC register is ‘1’. This means that the PMAE bit is not used in our case.
- OUTPUT FORMAT.
  - 1 : The output format is OFFSET BINARY
  - 0 : The output format is TWO’s COMPLEMENT
- NRC ENABLE BITS.
  - When the on chip noise reduction circuit is used, the umber of significant bits to be used from the DAC outputs must be programmed into the NRC ENABLE BITS.
  - In our case 12 bit DAC’s are used and therefore D2, D1, D0 = 110b or 5h.

The SMC and AMC registers are both initialized when the reset procedure is executed by the state machine.

In paragraph 1.1.4 we have seen the flow charts of the state machines, programmed in the EPLD. During the execution of the state machine, part of the frequency word are written in the different registers. Table 5 gives the exact address coding of the microprocessor interface of the DDS circuit.

DDS1 REGISTER ADDRESS (HEX)	DDS2 REGISTER ADDRESS (HEX)	FUNCTION
00	10	PIRA Bits 0-7 (LSB)
01	11	PIRA Bits 8-15
02	12	PIRA Bits 16-23
03	13	PIRA Bits 24-31 (MSB)
04	14	PIRB Bits 0-7 (LSB)
05	15	PIRB Bits 8-15
06	16	PIRB Bits 16-23
07	17	PIRB Bits 24-31 (MSB)
08	18	SMC
09	19	Reserved (not used)
0A	1A	AMC
0B	1B	Reserved (not used)
0C	1C	ARR
0D	1D	Reserved (not used)
0E	1E	AHC
0F	1F	Reserved (not used)

Table 5: D.D.S. Microprocessor interface address map

### 1.3. The D.A.C. and filtering output circuit.

As previously mentioned the DDS sends the amplitude information by means of 12-bits to the DAC inputs. The information is transmitted as TTL level signals.

The conversion of the 12-bits information from the D.D.S. into a real amplitude of a sine wave at a given phase is done by the D.A.C. The data sheet of the D.A.C. is given in annex 4.

The D.A.C. has a symmetric current output, which is converted to a voltage output by operational amplifiers. More details on this circuit can be found in chapter 3, where we can find the schematics and the calibration procedure of the circuit.

A standard ‘Micro Circuits’ filter with a cut-off frequency of 5MHz smoothes the signal and filters out the clock signal.

The output of the filter is then buffered by 3 operational amplifiers, providing 3 outputs of each channel in quadrature, on the front panel.

## **2. The characteristics.**

### **Inputs :**

Serial input A and B : TTL level serial data

Reset input : Open collector level reset signal.

When input is "1" the module will be reinitialized and the output frequency will be forced to 0 Hz.

### **Outputs :**

Channel A OUT : 3 connectors (type : Lemo)

Channel A OUT\* : 3 connectors (type : Lemo)

Channel B OUT : 3 connectors (type : Lemo)

Channel B OUT\* : 3 connectors (type : Lemo)

The frequency range and resolution are set by jumpers as mentioned in paragraph 1.1.3.

Frequency range : DC – 1.048 MHz.

Frequency resolution : 1 Hz – 4 Hz

Frequency refresh rate : The GFAS send each 20us a new frequency word.

Voltage range : 0.1 V peak to 4 V peak.

Output impedance : 50 ohm

Relative “OUT-OUT”

Phase error : < 0.1°

### 3. The calibration procedure.

The main part of the module is digital and does not need calibration. However there are two parts that need to be calibrated. The first part is the power supply for the analog components on the board, while the second part consists of adjusting the output amplitude and baseline of the circuit behind each DAC.

#### The power supplies

There are two power supplies on the boards a digital and analog one. The digital power supply is fixed at +5V and -5V. The analog power supply also needs to provide +5V and -5V but needs to be adjusted with certain accuracy.

- Adjust the +5V:  
Connect a voltmeter to the +5V power supply on the printed circuit board (i.e. pin 2 of RG1).  
Adjust the output voltage by means of potentiometer P9 on exactly +5V.
- Adjust the -5V:  
Connect a voltmeter to the -5V power supply on the printed circuit board (i.e. pin 3 of RG2).  
Adjust the output voltage by means of potentiometer P10 on exactly -5V.

#### The output circuits

The schematic of an output circuit is given in figure 1.10. The board contains four of these circuits and the calibration procedure is identical for all four of them with the only difference being the names of the components.




Figure 1.10: The DAC output circuit schematics.

The DAC has a current output that enters the schematic by means of the box called “Iout”. This incoming current is converted into a voltage by means of two resistors, R1 and R2. The operational amplifier U1 amplifies the sum of, the input signal “Iout” and the output of U2.

Potentiometer P1 is used to adjust the amplitude of the output signal on “Vout”.

The DAC provides a reference output signal on one of its pins. This reference signal is fed into the operational amplifiers U3 and U2, which act as buffers. The output of U2 is fed into U1 scaled by P2 and R6.

This part of the circuit is responsible for the baseline of the output voltage. By adjusting P2 one can change the base line.

This means that there are two adjustments per output channel to be made.

- Adjust the amplitude of the output signal:

Make sure that the jumpers behind the operational amplifiers are placed in such a way that the signal on the front panel outputs is filtered.

Switch the power supply on and perform a reset by pushing the front panel reset button.

Force the output to oscillate with the internally pre-programmed frequency by means of pushing the front panel “Force Output Frequency” button.

Connect an oscilloscope to output “OUT” of channel A on the front panel.

Adjust, by means of turning potentiometer P1, the amplitude of the sine wave signal to the desired value, which is normally 2V peak when the output is not terminated, and 1V peak when the output is terminated by 50 ohm.

- Adjust the baseline of the output signal:

After having adjusted the amplitude of the output signal one can adjust the baseline (not before!).

The signal is still present on the outputs, if not repeat the first part of the previous procedure.

Connect the oscilloscope again to the output “OUT” of channel A. Make sure that the input of the oscilloscope is set to “DC”. Adjust now, by means of turning potentiometer P2, the baseline of the signal. In other words, make the output signal oscillate around the zero.

Repeat this procedure for the outputs “OUT\*” of channel A , “OUT” and “OUT\*” of channel B.

This completes the calibration of the module, it should now be ready for use.

#### **4. The D.Q.D.D.S. as synchrotron frequency programmer.**

Initially this module was designed to be used as a so-called “Synchrotron Frequency Programmer” for the P.S. Booster longitudinal mode analyzer system.

The module is build as a multi purpose module, but can easily be used as a synchrotron frequency programmer. Here I will briefly describe how the module can be used in the mode analyzer system.

In the notes of reference [1] and [2] is described how the mode analyzer system works, and which part of the old system is being replaced by the new D.Q.D.D.S.

The quadrature pair output of the D.Q.D.D.S. is fed into the FS and FS\* inputs of the mode analyzer module [3]. The module is now used to generate a calculated synchrotron frequency, which changes constantly throughout the acceleration cycle.

The synchrotron frequency function is generated by a GFAS, which serial output is connected to the serial input of the D.Q.D.D.S.

An application that runs on a workstation acquires the cavity voltages, the phase difference between the cavities and the magnetic field from the machine, with a time resolution of 1 ms. Subsequently it will calculate for each millisecond the synchrotron frequency which will be stored in the GFA table.

As soon as the next accelerating cycle, concerned, is executed the GFA will generate a serial bit stream of synchrotron frequency values which is send to the D.Q.D.D.S. module.

As previously mentioned the module will now generate this synchrotron frequency as a quadrature pair that is used by the mode analyzer system.

## **Acknowledgements.**

I like to thank:

- A. Blas and F. Pedersen for their support in my work for the R.F. group.
- W. Heinze of the C.O. group who provided me some information about the serial to parallel interface, used in the GFAS DAC module.
- N. Lopez who made the schematic and the printed circuit board drawings.

## **References.**

1. Electronics for the Longitudinal Active Damping System for the CERN P.S. Booster.  
B. Kriegbaum and F. Pedersen  
CERN / PS / BR / 77-9
2. A new Synchrotron Frequency Programmer for the CERN P.S. Booster.  
R. R. Steerenberg  
PS / OP / NOTE 95-52
3. Mode Analyzer  
F. Pedersen  
PS / BR / NOTE 77-13

## **Annex 1.**

**Schematics of the Dual Quadrature Direct Digital Synthesizer module.**

**The complete schematic is an A1 size drawing and is therefore not included  
in all notes.**

**A copy can be obtained at the author.**

## **Annex 2.**

**The ALTERA AHDL program listing with comments.**

TITLE "Serial GFA to parallel DDS interface version 1.8";

CONSTANT GAIN5 = B"100"; % 0 - 1048 KHz. %  
 CONSTANT SMCWORD = B"00000010"; % for details see Q2334 data sheet %  
 CONSTANT AMCWORD = B"0001110"; % for details see Q2334 data sheet %  
 CONSTANT TSTWORD = B"1111111111111111"; % max. frequency for selected gain %

% Description of RESET procedure :

1. The phase increment registers are cleaned by writing data to the two ARR registers of both DDS1 and DDS2. A HOPCLK is generated in order to activate the reset of these ARR registers.
2. The AMC registers of both DDS1 and DDS2 are filled with the asynchronous mode control word, which is described in detail in the Q2334 dual direct digital synthesizer data sheet of Qualcomm on page 13.
3. The SMC registers of Both DDS1 and DDS2 are filled with the synchronous mode control word, which is described in detail in the Q2334 dual direct digital synthesizer data sheet of Qualcomm on page 12.
4. A HOPCLK is generated in order to activate the AMC and SMC data, so that the DDS knows how it has to operate.
5. The PIR B registers of both DDS1 and DDS2 are filled with 0000h.

A HOPCLK is generated in order to validate the data in the PIR B registers. This is done in order to avoid unwanted internal phase modulation by means of the stored data in the PIR B registers.

6. The PIR A registers of both DDS1 and DDS2 are filled with 0000h.  
 A HOPCLK is generated in order to validate the data in the PIR A register. This way the output frequency after reset will be 0Hz for both outputs.

7. A PMXCLK is generated in order to fix a 90 degree phase shift between the two outputs, of which "OUT" (DDS1) is lagging 90 degrees in respect to "OUT\*" (DDS2). This gives a clock puls on PMUXCLK and MUXCLOCK of the DDS chip simultaneously and enables quadrature outputs.

% Description of the OPERATION procedure :

1. The PIR A registers of both DDS1 and DDS2 are filled with the data coming from the gain selector (databus GD) and with zeros for the other bits.
2. A HOPCLK is generated in order to activate the data in PIR A.

% Modifications made since earlier versions :

1. The test word is internally defined and not changeable from the outside as before. The test input jumpers/pins can not be used anymore!!!

%

% Additional information :

%

```

CONSTANT GAIN1 = B"000"; % 0 - 65 KHz. %
CONSTANT GAIN2 = B"001"; % 0 - 131 KHz. %
CONSTANT GAIN3 = B"010"; % 0 - 262 KHz. %
CONSTANT GAIN4 = B"011"; % 0 - 524 KHz. %

VARIABLE
    SHFT1, SHFT2 : 74164; % shift reg. for serial data from GFAS%
    BUFF1, BUFF2 : 74223; % buffer for storing parallel data from SHFT1/2%
    COUNTFF : JKFF; % Counter for bit machine %
    FD[15..0] : NODE; % Databus behind gain mux%
    GD[19..0] : NODE; % Databus for start counter condition %
    START_COUNT : NODE; % "1" when bit machine counter is enabled %
    VALID_COUNT : NODE; % Condition for stop bit machine counter %
    END_COUNT : NODE; % "1" when module is in RESET mode %
    RESET : NODE; % "1" when module is in TEST mode %

FUNCTION JKFF (j, k, clk, clrn, prn)
RETURNS (q);
FUNCTION 74164 (clk, clrn, a, b)
RETURNS (qa, qb, qc, qa, qb, qc, qg, qh);
FUNCTION 74223 (clrn, clk, d[8..1])
RETURNS (q[8..1]);

SUBDESIGN gfas2dds
(
    ODAT : INPUT; % Data from ser/par GAL pin 17 %
    OCLK : INPUT; % CLOCK from ser/par GAL PIN 16 %
    OLD : INPUT; % pos. edge for Load Data in BUFF1/2 %
    GC[2..0] : INPUT; % 3 bit Gain Control set by jumpers %
    RESET_BUTTON : INPUT; % Reset button on module front panel %
    RESET_CONNECTOR : INPUT; % Reset connector on the module front panel %
    POWERUP : INPUT; % Reset after power up %
    TEST_BUTTON : INPUT; % Test button on module front panel %
    CLOCK : INPUT; % DIGITAL CLOCK 4 MHz. %
    STRT_OP_PROC : INPUT; % Startpuls for OPERATION procedure %
    STRT_RST_PROC : INPUT; % Startpuls for RESET procedure %
    STRT_TST_PROC : INPUT; % Startpuls for TEST procedure %
    RESET_OUT : OUTPUT; % Reset output for strtstproc logic %
    LED[5..1] : OUTPUT; % 5 bit LED range/gain indication %
    DDS[7..0] : OUTPUT; % 8 bit databus for DDS %
    ADDS[4..0] : OUTPUT; % 5 bit Addressbus for DDS %
    HOPCLK : OUTPUT; % HOPCLK in order to activate DDS data %
    PMXCLK : OUTPUT; % PM & MUX clock for reset procedure %
    WRITE : OUTPUT; % WRITE puls for latching data into DDS %
)
```

```

: NODE;           % "1" when module is in OPERATION mode %
: NODE;           % Internal WRITE pulse %

COUNT : MACHINE OF BITS (BIT_F,BIT_E,BIT_D,BIT_C,BIT_B,BIT_A)
WITH STATES
(
    %             %             RESET          : OPERATIONAL
    S0 = "B'000000", % 00h => 0Ch ARR DDS1 : byte1 PIRA DDS1 %
    S1 = "B'000001", %
    S2 = "B'000010", % 00h => 1Ch ARR DDS2 : byte1 PIRA DDS2 %
    S3 = "B'000011", % 8 HOPCLK ARR active   : byte2 PIRA DDS1 %
    S4 = "B'000100", % 8 AMC => 0Ah AMC DDS1 : byte2 PIRA DDS1 %
    S5 = "B'000101", %
    S6 = "B'000110", % 8 AMC => 1Ah AMC DDS2 : byte2 PIRA DDS2 %
    S7 = "B'000111", %
    S8 = "B'001000", % SMC => 08h SMC DDS1 : byte3 PIRA DDS1 %
    S9 = "B'001001", %
    S10 = "B'001010", % SMC => 18h SMC DDS2 : byte3 PIRA DDS2 %
    S11 = "B'001011", % HOPCLK AMC/SMC active : byte4 PIRA DDS1 %
    S12 = "B'001100", % byte1 PIRB DDS1 : byte4 PIRA DDS1 %
    S13 = "B'001101", %
    S14 = "B'001110", % byte1 PIRB DDS2 : byte4 PIRA DDS2 %
    S15 = "B'001111", %
    S16 = "B'010000", % byte2 PIRB DDS1 : HOPCLK data active %
    S17 = "B'010001", %
    S18 = "B'010100", % byte2 PIRB DDS2 : %
    S19 = "B'010101", %
    S20 = "B'010100", % byte3 PIRB DDS1 : %
    S21 = "B'010101", %
    S22 = "B'010110", % byte3 PIRB DDS2 : %
    S23 = "B'010111", %
    S24 = "B'011000", % byte4 PIRB DDS1 : %
    S25 = "B'011001", %
    S26 = "B'011010", % byte4 PIRB DDS2 : %
    S27 = "B'011011", % HOPCLK data valid : %
    S28 = "B'011100", % byte1 PIRA DDS1 : %
    S29 = "B'011101", %
    S30 = "B'011110", % byte1 PIRA DDS2 : %
    S31 = "B'011111", %
    S32 = "B'100000", % byte2 PIRA DDS1 : %
    S33 = "B'100001", %
    S34 = "B'100110", % byte2 PIRA DDS2 : %
    S35 = "B'100111", %
    S36 = "B'101000", % byte3 PIRA DDS1 : %
    S37 = "B'101010", %
    S38 = "B'100110", % byte3 PIRA DDS2 : %
    S39 = "B'100111", %
    S40 = "B'101000", % byte4 PIRA DDS1 : %
    S41 = "B'101010", %

```

```

BEGIN

***** Declaration of the possible functional modes *****
* ***** Connections on SHFT1 and SHFT2 *
***** Connections on BUFF1 and BUFF2 *
***** Datibus connections between BUFF1/2, TSTWORD and GAIN MUX *
***** IF TEST THEN FD[15..0] = TSTWORD; ELSE FD[15..8] = BUFFF2.(q[8..1]); FD[7..0] = BUFFF1.(q[8..1]); END IF;

S42 = B"101010", % byte4 PIRA DDS2 : %
S43 = B"101011", % HOPCLK data active : %
S44 = B"101100" % PNXCLK quadrature : %

OPERATION = !RESET & !TEST; % Operation mode

SHFT1.a = ODAT;
SHFT2.a = SHFT1.qh;
SHFT1.(b, clrn) = VCC;
SHFT2.(b, clrn) = VCC;
SHFT1.clk = OCLK;
SHFT2.clk = OCLK;

BUFF1.d[8..1] = SHFT1.(qh, qq, qf, qe, qd, qc, qb, qa);
BUFF2.d[8..1] = SHFT2.(qh, qq, qf, qe, qd, qc, qb, qa);
BUFF1.clk = OLD;
BUFF2.clk = OLD;
BUFF1.clrn = VCC;
BUFF2.clrn = VCC;

```

```

***** GAIN_SELECTOR logic description *****

* VALID_COUNT = COUNTFFF.Q;                                % "1" when counting is enabled %

***** GAIN_SELECTOR logic description *****

* COUNT.clk = CLOCK;
* COUNT.reset = POWERUP;

CASE GC[2..0] IS
  WHEN GAIN1 =>
    GD[15..0] = FD[15..0];
    GD[19..16] = GND;
    LED[5..2] = GND;
    LED1 = VCC; % Range (2^8 - 2^23) LED on module front %
    WHEN GAIN2 =>
      GD[0] = GND;
      GD[16..11] = FD[15..0];
      GD[19..17] = GND;
      LED[5..3] = GND;
      LED2 = VCC; % Range (2^9 - 2^24) LED on module front %
      LED1 = GND;
      GD[1..0] = GND;
      GD[17..2] = FD[15..0];
      GD[19..18] = GND;
      LED[5..4] = GND;
      LED3 = VCC; % Range (2^10 - 2^25) LED on module front %
      LED[2..1] = GND;
      WHEN GAIN4 =>
        GD[2..0] = GND;
        GD[18..3] = FD[15..0];
        GD[19] = GND;
        LED5 = GND;
        LED4 = VCC; % Range (2^11 - 2^26) LED on module front %
        LED[3..1] = GND;
        WHEN GAINS =>
          GD[3..0] = GND;
          GD[19..4] = FD[15..0];
          LED5 = VCC; % Range (2^12 - 2^27) LED on module front %
          LED[4..1] = GND;
        END CASE;
      END IF;
    WHEN S1 => % 000001 %
      IF (RESET & VALID_COUNT)
        THEN ADDS[4..0] = (GND,VCC,VCC,GND,GND);
        DDDS[7..0] = GND;
        !WR = GND;
        COUNT = S1;
      ELSE !WR = VCC;
        COUNT = S0;
      END IF;
    WHEN S2 => % 000010 %
      IF (RESET & VALID_COUNT)
        THEN ADDS[4..0] = GND;
        DDDS[7..0] = GND;
        !WR = VCC;
        COUNT = S2;
      ELSE !WR = VCC;
        COUNT = S0;
      END IF;
    WHEN S3 => % 000011 %
      Address, write puls, clock generation and data distribution. *
      START.COUNT = (START_RST_PROC # START_TST_PROC # START_OP_PROC);

COUNTFF.prn = VCC;
COUNTFF.clrn = VCC;
COUNTFF.clk = CLOCK;
COUNTFF.j = START_COUNT;
COUNTFF.k = END_COUNT;

```

```

THEN ADDS[4..0] = (VCC, GND, GND, GND, GND) ;
    DDS[7..0] = GND;
    !WR      = GND;
    COUNT    = S3;
    ELSE !WR = VCC;
    COUNT = S0;
END IF;

WHEN S3 => $ 000011 %

IF (RESET & VALID_COUNT)
    % Generate HOPCLK ==> Activate reset of ARR in both DDS1 and DDS2 %
    THEN ADDS[4..0] = (VCC, VCC, VCC, GND, GND);
        DDS[7..0] = GND;
        !WR      = VCC;
        HOPCLK   = !CLOCK;
        COUNT    = S4;
    ELSIF ((TEST # OPERATION) & VALID_COUNT)
        THEN ADDS[4..0] = (VCC, GND, GND, GND, GND);
            !WR      = VCC;
            COUNT    = S4;
        ELSE !WR = VCC;
        COUNT = S0;
    END IF;

WHEN S4 => $ 000100 %

IF (RESET & VALID_COUNT)
    % AMC => 0Ah : AMC WORD => DDS1 %
    THEN ADDS[4..0] = (GND, VCC, GND, VCC, GND);
        DDS[7..0] = AMWORD;
        !WR      = GND;
        COUNT    = S5;
    ELSIF ((TEST # OPERATION) & VALID_COUNT)
        % GD[7..0] => 01h : byte2 => PIRA DDS1 %
        THEN ADDS[4..0] = (GND, GND, GND, VCC);
            DDS[7..0] = GD[7..0];
            !WR      = GND;
            COUNT    = S5;
        ELSE !WR = VCC;
        COUNT = S0;
    END IF;

WHEN S5 => $ 000101 %

IF (RESET & VALID_COUNT)
    THEN ADDS[4..0] = (GND, VCC, GND, VCC, GND);
        DDS[7..0] = AMWORD;
        !WR      = VCC;
        COUNT    = S6;
    ELSIF ((TEST # OPERATION) & VALID_COUNT)

```

---

```

        THEN ADDS[4..0] = (GND, GND, GND, GND, VCC) ;
            DDS[7..0] = GD[7..0];
            !WR      = VCC;
            COUNT    = S8;
        ELSE !WR = VCC;
        COUNT = S0;
    END IF;

WHEN S8 => $ 001000 %

IF (RESET & VALID_COUNT)
    % SMC => 08h : SMC WORD => DDS1 %
    THEN ADDS[4..0] = (GND, VCC, GND, GND, GND);
        DDS[7..0] = SMWORD;
        !WR      = GND;
        COUNT    = S9;
    ELSIF ((TEST # OPERATION) & VALID_COUNT)

```

```

% GD[15..8] => 02h : byte3 => PIRB DDS1 %
THEN ADDS[4..0] = (GND, GND, GND, VCC, GND) ;
DDDS[7..0] = GD[15..8];
!WR = GND;
COUNT = S9;
ELSE !WR = VCC;
COUNT = S0;
END IF;

WHEN S9 => % 001001 %
IF (RESET & VALID_COUNT)
THEN ADDS[4..0] = (GND, VCC, GND, GND, GND) ;
DDDS[7..0] = SMWORD;
!WR = VCC;
COUNT = S10;
ELSIF ((TEST # OPERATION) & VALID_COUNT)
THEN !WR = VCC;
ADDs[4..0] = (GND, GND, VCC, GND) ;
DDDS[7..0] = GD[15..8];
COUNT = S10;
ELSE !WR = VCC;
COUNT = S0;
END IF;

WHEN S10 => % 001010 %
IF (RESET & VALID_COUNT)
% SMC => 18h : SMC WORD => DDS2 %
THEN ADDS[4..0] = (VCC, VCC, GND, GND, GND) ;
DDDS[7..0] = SMWORD;
!WR = GND;
COUNT = S11;
ELSIF ((TEST # OPERATION) & VALID_COUNT)
% GD[15..8] => 12h : byte3 => PIRB DDS2 %
THEN ADDS[4..0] = (VCC, GND, GND, VCC, GND) ;
DDDS[7..0] = GD[15..8];
!WR = GND;
COUNT = S11;
ELSE !WR = VCC;
COUNT = S0;
END IF;

WHEN S11 => % 001011 %
IF (RESET & VALID_COUNT)
% Generate HOPCLK ==> Activate AMC and SMC words in both DDS1 and DDS2 %
THEN ADDS[4..0] = (VCC, VCC, GND, GND, GND) ;
DDDS[7..0] = SMWORD;
!WR = VCC;
HOPCLK = !CLOCK;
COUNT = S0;
END IF;

WHEN S12 => % 001100 %
IF (RESET & VALID_COUNT)
% 00h => 04h : 00h => byte1 PIRB DDS1 %
THEN ADDS[4..0] = (GND, GND, VCC, GND, GND) ;
DDDS[7..0] = GD[15..8];
!WR = VCC;
COUNT = S12;
ELSE !WR = VCC;
COUNT = S0;
END IF;

WHEN S13 => % 001101 %
IF (RESET & VALID_COUNT)
% 00h => 04h : 00h => byte1 PIRB DDS1 %
THEN ADDS[4..0] = (GND, GND, VCC, GND, GND) ;
DDDS[7..0] = GND;
!WR = GND;
COUNT = S13;
ELSIF ((TEST # OPERATION) & VALID_COUNT)
% GD[19..16] => 03h : byte4 => PIRB DDS1 %
THEN ADDS[4..0] = (GND, GND, VCC, VCC, VCC) ;
DDDS[7..4] = GND;
DDDS[3..0] = GD[19..16];
!WR = GND;
COUNT = S13;
ELSE !WR = VCC;
COUNT = S0;
END IF;

WHEN S14 => % 001110 %
IF (RESET & VALID_COUNT)
% 00h => 14h : 00h => byte1 PIRB DDS2 %
THEN ADDS[4..0] = (VCC, GND, VCC, GND, GND) ;

```

```

        COUNT      = S18;
        ELSE !WR   = VCC;
        COUNT      = S0;
    END IF;

    WHEN S18 => % 010010 %
        IF (RESET & VALID_COUNT)
            * 00h => 15h : byte2 PIRB DDS2 *
            THEN ADDS[4..0] = (VCC, GND, VCC, GND, VCC);
            DDS[7..4] = GND;
            DDS[3..0] = GD[19..16];
            !WR      = GND;
            COUNT    = S15;
        ELSE !WR   = VCC;
            COUNT    = S0;
        END IF;

        COUNT      = S19;
        ELSE !WR   = VCC;
        COUNT    = S0;
    END IF;

    WHEN S19 => % 001111 %
        IF (RESET & VALID_COUNT)
            THEN ADDS[4..0] = (VCC, GND, VCC, GND, GND);
            DDS[7..0] = GND;
            !WR      = VCC;
            COUNT    = S16;
        ELSIF ((TEST # OPERATION) & VALID_COUNT)
            THEN ADDS[4..0] = (VCC, GND, VCC, VCC, VCC);
            DDS[7..4] = GND;
            DDS[3..0] = GD[19..16];
            !WR      = VCC;
            HOPCLK   = !CLOCK;
            COUNT    = S0;
            END_COUNT = VCC;
            ELSE !WR   = VCC;
            COUNT    = S0;
        END IF;

        WHEN S16 => % 010000 %
            IF (RESET & VALID_COUNT)
                * 00h => 05h : byte2 PIRB DDS1 *
                THEN ADDS[4..0] = (GND, GND, VCC, GND, VCC);
                DDS[7..0] = GND;
                !WR      = GND;
                COUNT    = S17;
            ELSE !WR   = VCC;
                COUNT    = S0;
            END IF;

        WHEN S17 => % 010001 %
            IF (RESET & VALID_COUNT)
                THEN ADDS[4..0] = (GND, GND, VCC, GND, VCC);
                DDS[7..0] = GND;
                !WR      = VCC;
            END IF;

        WHEN S22 => % 010110 %

```

```

IF (RESET & VALID_COUNT)
$ 00h => 16h : byte3 PIRB DDS2 %
THEN ADDS[4..0] = (VCC, GND, VCC, VCC, GND);
    DDS[7..0] = GND;
    !WR      = GND;
    COUNT   = S23;
ELSE !WR      = VCC;
    COUNT   = S0;
END IF;

WHEN S23 => % 011011 %
IF (RESET & VALID_COUNT)
THEN ADDS[4..0] = (VCC, GND, VCC, VCC, GND);
    DDS[7..0] = GND;
    !WR      = VCC;
    COUNT   = S24;
ELSE !WR      = VCC;
    COUNT   = S0;
END IF;

WHEN S24 => % 011000 %
IF (RESET & VALID_COUNT)
$ 00h => 07h : byte4 PIRB DDS1 %
THEN ADDS[4..0] = (GND, GND, VCC, VCC, VCC);
    DDS[7..0] = GND;
    !WR      = GND;
    COUNT   = S25;
ELSE !WR      = VCC;
    COUNT   = S0;
END IF;

WHEN S25 => % 011001 %
IF (RESET & VALID_COUNT)
THEN ADDS[4..0] = (GND, GND, VCC, VCC, VCC);
    DDS[7..0] = GND;
    !WR      = VCC;
    COUNT   = S26;
ELSE !WR      = VCC;
    COUNT   = S0;
END IF;

WHEN S26 => % 011010 %
IF (RESET & VALID_COUNT)
$ 00h => 17h : byte4 PIRB DDS2 %
THEN ADDS[4..0] = (VCC, GND, VCC, VCC, VCC);
    DDS[7..0] = GND;
    !WR      = GND;
    COUNT   = S27;

```

---

```

ELSE !WR      = VCC;
    COUNT   = S0;
END IF;

WHEN S27 => % 011011 %
IF (RESET & VALID_COUNT)
THEN ADDS[4..0] = (VCC, GND, VCC, VCC, GND);
    DDS[7..0] = GND;
    !WR      = VCC;
    HOPCLK  = !CLOCK;
    COUNT   = S28;
ELSE !WR      = VCC;
    COUNT   = S0;
END IF;

WHEN S28 => % 011100 %
IF (RESET & VALID_COUNT)
$ 00h => 00h : byte1 PIRA DDS1 %
THEN ADDS[4..0] = GND;
    DDS[7..0] = GND;
    !WR      = GND;
    COUNT   = S29;
ELSE !WR      = VCC;
    COUNT   = S0;
END IF;

WHEN S29 => % 011101 %
IF (RESET & VALID_COUNT)
THEN ADDS[4..0] = GND;
    DDS[7..0] = GND;
    !WR      = VCC;
    COUNT   = S30;
ELSE !WR      = VCC;
    COUNT   = S0;
END IF;

WHEN S30 => % 011110 %
IF (RESET & VALID_COUNT)
$ 00h => 10h : byte1 PIRA DDS2 %
THEN ADDS[4..0] = (VCC, GND, GND, GND, GND);
    DDS[7..0] = GND;
    !WR      = GND;
    COUNT   = S31;
ELSE !WR      = VCC;
    COUNT   = S0;
END IF;

WHEN S31 => % 011111 %

```

```

IF (RESET & VALID_COUNT)
THEN ADDS[4..0] = (VCC, GND, GND, GND, GND) ;
    DDS[7..0] = GND;
    !WR = VCC;
    COUNT = S32;
    ELSE !WR = VCC;
    COUNT = S0;
END IF;

WHEN S32 => $ 100000 %

IF (RESET & VALID_COUNT)
$ 00h => 01h : byte2 PIRA DDS1 %

THEN ADDS[4..0] = (GND, GND, GND, VCC) ;
    DDS[7..0] = GND;
    !WR = GND;
    COUNT = S33;
    ELSE !WR = VCC;
    COUNT = S0;
END IF;

WHEN S37 => $ 100101 %

IF (RESET & VALID_COUNT)
THEN ADDS[4..0] = (GND, GND, GND, VCC, GND) ;
    DDS[7..0] = GND;
    !WR = VCC;
    COUNT = S37;
    ELSE !WR = VCC;
    COUNT = S0;
END IF;

WHEN S38 => $ 100110 %

IF (RESET & VALID_COUNT)
$ 00h => 12h : byte3 PIRA DDS2 %

THEN ADDS[4..0] = (VCC, GND, GND, VCC, GND) ;
    DDS[7..0] = GND;
    !WR = GND;
    COUNT = S38;
    ELSE !WR = VCC;
    COUNT = S0;
END IF;

WHEN S39 => $ 100111 %

IF (RESET & VALID_COUNT)
THEN ADDS[4..0] = (VCC, GND, GND, VCC, GND) ;
    DDS[7..0] = GND;
    !WR = GND;
    COUNT = S35;
    ELSE !WR = VCC;
    COUNT = S0;
END IF;

WHEN S35 => $ 100011 %

IF (RESET & VALID_COUNT)
THEN ADDS[4..0] = (VCC, GND, GND, GND, VCC) ;
    DDS[7..0] = GND;
    !WR = VCC;
    COUNT = S36;
    ELSE !WR = VCC;
END IF;

```

---

```

THEN ADDS[4..0] = (GND, GND, GND, VCC, VCC);
DDDS[7..0] = GND;
!WR = GND;
COUNT = S41;
ELSE !WR = VCC;
COUNT = S0;
END IF;

WHEN S41 => % 101001 %
IF (RESET & VALID_COUNT)
THEN ADDS[4..0] = (GND, GND, GND, VCC, VCC);
DDDS[7..0] = GND;
!WR = VCC;
COUNT = S42;
ELSE !WR = VCC;
COUNT = S0;
END IF;

WHEN S42 => % 101010 %
IF (RESET & VALID_COUNT)
% 00h => 13h : byte4 PIRA DDS2 %
THEN ADDS[4..0] = (VCC, GND, GND, VCC, VCC);
DDDS[7..0] = GND;
!WR = GND;
COUNT = S43;
ELSE !WR = VCC;
COUNT = S0;
END IF;


WHEN S43 => % 101011 %
IF (RESET & VALID_COUNT)
THEN ADDS[4..0] = (VCC, GND, GND, VCC, VCC);
DDDS[7..0] = GND;
!WR = VCC;
HOPCLK = !CLOCK;
COUNT = S44;
ELSE !WR = VCC;
COUNT = S0;
END IF;

WHEN S44 => % 101100 %
IF (RESET & VALID_COUNT)
% Generate PMXCLK in order to make quadrature outputs %
THEN ADDS[4..0] = GND;
DDDS[7..0] = GND;
!WR = VCC;
PMXCLK = !CLOCK;
END_COUNT = VCC;

```

# Q2334

## DUAL DIRECT DIGITAL SYNTHESIZER



### CONTENTS

INTRODUCTION .....	4-3
GENERAL DESCRIPTION .....	4-3
INTERNAL ARCHITECTURE .....	4-4
Processor Interface .....	4-4
Phase Increment Registers (PIRS) .....	4-4
Mode Control Registers .....	4-4
Synchronous Mode Control (SMC) Register .....	4-4
Asynchronous Mode Control (AMC) Register .....	4-5
Accumulator Reset Register (ARR) .....	4-7
Asynchronous Hop Clock (AHC) .....	4-7
Phase Increment Multiplexer Control .....	4-7
Phase Accumulator .....	4-8
Phase Modulation Control .....	4-8
Sine Lookup Function .....	4-8
Noise Reduction Circuit (NRC) .....	4-8
INPUT/OUTPUT SIGNALS .....	4-9
Signals Common for Both DDSs .....	4-9
Signals Independent for each DDS .....	4-10
MODULES OF OPERATION .....	4-12
Basic Synthesizer Mode .....	4-12
Phase Modulation Mode .....	4-12
Internal Phase Modulation .....	4-12
External Phase Modulation .....	4-13
Binary Frequency Shift Keying (BFSK) Modulation Mode .....	4-13
Minimum Shift Keying (MSK) Modulation Mode .....	4-13
Frequency Hopping Mode .....	4-14
DISPLAY .....	4-14
Parallel Display .....	4-14
TECHNICAL SPECIFICATIONS .....	4-15
Absolute Maximum Ratings .....	4-15
DC Electrical Characteristics .....	4-15
Timing Specifications .....	4-16
PLCC PACKAGING .....	4-19
OPTIONAL DDS EVALUATION BOARD .....	4-20
DDS System Diagram .....	4-20
RECOMMENDED SOCKETS .....	4-20
PATENT REFERENCES .....	4-21

### APPLICATIONS

- Spread Spectrum Modulators
- Quadrature Oscillators
- Programmable Frequency Synthesizers
- Satellite Receivers
- Cellular Base Stations
- Magnetic Resonance Imaging (MRI)
- VXI-based ATE
- SONAR/RADAR
- Paging Systems
- High Performance Test Equipment
- Digital Radios and Modems
- UHF Transceivers
- Local Oscillator Generation for VSAT, DBS, and GPS Applications
- Evaluation Board Available: Q0310

**4-1**  
<http://www.qualcomm.com/pdftech.htm>  
 E-mail: [pdftech@qualcomm.com](mailto:pdftech@qualcomm.com)  
 Telephone: (619) 638-5103  
 Fax: (619) 638-1756

**4-2**  
 QUALCOMM Incorporated ASIC Products  
 6155 La Jolla Boulevard San Diego, CA 92121-2779, USA  
 Synthesizer Product Data Book: 80-74101-1A Rev. A  
 Data Subject to Change Without Notice  
<http://www.qualcomm.com/ProdReq.htm>  
 E-mail: [prodreq@qualcomm.com](mailto:prodreq@qualcomm.com)  
 Telephone: (619) 638-5005  
 Fax: (619) 638-1336

## INTRODUCTION

The Q2334 Dual Direct Digital Synthesizer (DDS) generates high resolution digitized wave signals using phase accumulation techniques combined with a patented on-chip sine look-up table and Noise Reduction Circuit (NRC). The Q2334 contains two independent DDS functions controlled from a single microprocessor interface.

provide an efficient technique for implementation of full-duplex systems, quadrature oscillators, and spread spectrum systems.

Techniques combined with a patented on-chip sine lockup and Noise Reduction Circuit (NRC). The Q2334 contains two independent DDS functions, each controlled by a common microprocessor interface, as illustrated in Figure 1. Each DDS contains the following:

- Two Phase Increment Registers (PIR) A and B
- External Multiple x Phase Increment Register Control
- 32-Bit Wide Phase Accumulator
- 3-Bit External Phase Modulation Control
- Patented Sine Lockup Algorithm (see Patent Reference <sup>b</sup>)
- Patented Noise Reduction Circuit (NRC) (see Patent Reference <sup>a</sup>)

The two independent on-chip DDS functions

The diagram illustrates the signal flow in a Q234 Dual DDS system. It starts with two Frequency/Magic Control blocks at the top. Each feeds into a Phase Accumulator (labeled 1 or 2) and a Phase Modulation Control block. The Phase Accumulators receive external feedback signals (labeled "External Phase Feedback Control 1" and "External Phase Feedback Control 2") and produce digital-to-analog conversion signals (DAC 1 and DAC 2). These signals are fed into Phase Modulation Control blocks (labeled 1 and 2). The Phase Modulation Control blocks output signals to Phase Lookups (labeled 1 and 2), which then feed into Noise Reduction Circuits (labeled 1 and 2). The final outputs are labeled "Digital Out Ports 1" and "Digital Out Ports 2".

INTERNAL ARCHITECTURE

PUBLICATIONS RECEIVED

The processor interface controls the phase and frequency of the Q234 DDS, and is compatible with microprocessors commonly used by bin microprocessors. This interface includes address decoding, chip selection, and write controls to load all on-chip control and phase increment registers. Table I provides the register

## **GENERAL DESCRIPTION**

The Q2334 consists of two independent DDS functions, each controlled by a common microprocessor interface, as illustrated in Figure 1. Each DDS contains the following:


- Two Phase Increment Registers (PIR) A and B

- External Multiplex Phase Increment Register Control
- 32-Bit Wide Phase Accumulator
- 3-Bit External Phase Modulation Control
- Patented Sine Look-up Algorithm (see Patent Reference b)
- Patented Noise Reduction Circuit (NRC) (see Patent Reference a)

The two independent on-chip DDS functions provide the following benefits:

- Synchronous inputs are also provided to allow for phase and frequency modulation.
- The Q2334 provides greater than 76 dB rejection of image truncation spurs and 72 dB amplitude sanitization signal-to-noise ratio. This synthesizer is ideally suited for applications requiring high resolution wave generation, fast phase and frequency switching, and excellent phase and frequency stability.

卷一 03134 Dual DDS Block Diagram



MOTOR CONTROL REGISTERS

The specific mode of the DDS operation is controlled by the Synchronous Mode Control (SMC) register and the Asynchronous Mode Control (AMC) register. The SMC is used for operations that may change throughout the operation of the DDS. The AMC should be set once during initialization.

**SYNCHRONOUS MODE CONTROL (SMC) REGISTER**  
The SMC register and the twin PIRs are dualable

buffered. That is, these registers can be loaded at any time using the processor interface, but the values become active only when the signal HICP CLK is asserted. This makes possible the advanced synchronous phase and frequency change features of the Q2324 which are especially important when using the device in modulation or phase-locked loop applications.

Table 1. Q1234 Microprocessor Interface Register Address Map		
DIO REGISTER ADDRESS (HEX)	DIO REGISTER ADDRESS (HEX)	FUNCTION
00	10	PIRA Bits 0-7 (LSB)
01	11	PIRA Bits 8-15
02	12	PIRA Bits 16-23
03	13	PIRA Bits 24-31 (MSB)
04	14	PIRB Bits 0-7 (LSB)
05	15	PIRB Bits 8-15
06	16	PIRB Bits 16-23
07	17	PIRB Bits 24-31 (MSB)
08	18	SMC
09	19	Reserved (not used)
0A	1A	AMC
0B	1B	Reserved (not used)
0C	1C	ARR
0D	1D	Reserved (not used)
0E	1E	AMC
0F	1F	Reserved (not used)

卷之三

**PHASE INCREMENT REGISTERS (PIRs)**  
 Two independent 32-bit phase increment registers (PIRA and PIRB) are provided for each DDS function in the Zynq-7000. Each phase increment register is 32-bits wide. Phase Increment Register A (PIRA) of each DDS provides the phase increment for the most basic single-frequency operation. Phase Increment Register B (PIRB) provides the phase increment for a range of functions useful in various modes of operation of the DDS. The 32-bit value for each register is loaded using four 8-bit write operations. Each PIR is double-buffered and the phase increment used by the phase accumulator is unaffected by this new stored value until a new clock signal is received.

4

<http://www.qualcomm.com/prodtech>  
E-mail: [dsdc-products@qualcomm.com](mailto:dsdc-products@qualcomm.com)  
Telephone: (813) 658-5000  
Fax: (813) 658-1300

<http://www.dialedouen.com/profil/leclercasie>  
Fondation Asie-Proche-Orient en cours  
Téléphone : 01 49 658 5005

E-mail Subjects to Change Without Notice

Q2334 Synchronous Mode Control (SMC) Register							
D7	D6	D5	D4	D3	D2	D1	D0
0*	0*	0*	0*	HOP CLK PHASE MOD ENABLE (HPME)	EXT MUX ENABLE (PMEA)	EXT PHASE MOD ENABLE (PMEE)	0*

\* These bits must be set to 0.

cycles. The two SYS CLK cycles make it possible for the phase accumulator to add the contents from PIRB once, and then switch the process immediately back to PIRA. To disable the Internal Phase Modulation Mode, as is the case when you want to reconfigure operation to the Basic Oscillator Mode for example, the HPME bit is reset to "0". The HOP CLK is required to initiate this change and during the HPME's transition from "1" to "0", the HOP CLK is no longer internally extended to two SYS CLK cycles and therefore the accumulation process will still accumulate the contents from PIRB. In order to switch the accumulation process back to PIRA, re-load PIRA with the intended frequency value, then assert another HOP CLK. Asserting a successive HOP CLK without re-loading PIRA will not switch the accumulation process from PIRB to PIRA. If desired, the contents of PIRB can be loaded with the same contents intended for PIRA concurrently with the HPME bit being disabled to "0". If this is done, then when the HPMF transitions, the output will look as though only PIRA is being accumulated, although the user will want to make sure to re-load PIRA with the desired value and assert another HOP CLK so the accumulation process ends up on PIRA.

**EXTERNAL MULTIPLEXER ENABLE (EME)**  
The EME bit enables the External Multiplex Control. When this bit is set to logic "1", the EXT MUX signal determines whether the value stored in PIRA or PIRB will be used for the phase accumulation process. The selection on the EXT MUX signal is synchronously

activated on the rising edge of the MUX CLK signal when the EME is set to logic "1". If the EME bit is set to logic "0", then the External Multiplex Control is disabled and the signal on EXT MUX is ignored. In this case, the contents of PIRA will be used for the accumulation process.

#### EXTERNAL PHASE MODULATION ENABL (EPME)

The EPME enables the External Phase Modulation function. When this bit is set to "1", the PM EXT BITS are read and the corresponding phase offset is latched into the Q2334 each time the PM CLK is asserted. If External Phase Modulation is not used, set the EPME bit to "0". (Refer to the External Phase Modulation section.)

#### ASYNCHRONOUS MODE CONTROL (AMC) REGISTER

The AMC register has an active\* value, one bit information has been written to it. This register does not require a 10P CLK signal to become active. The AMC register of each DDS function includes control bits which should only be configured during initialization of the Q2334. The AMC commands should be activated before any other commands are asserted to the DDS in order for all commands to be received and processed properly. These control bits, as shown in Figure 3, include the DAC strobe or DAC strobe invert (DAC STB, DAC STB), Phase Modulation Add Enable (PMEE), Output Format, and NRC Enable. Each of these is described below. Bits 4 and 6 of the AMC register are reserved and should be set to "0".

#### DAC STROBE/DAC STROBE INVERT (DACSTB, DASB)

The DAC Strobe is a delayed version of the system clock which is provided along with the DAC BIT outputs in order to facilitate strobing this digitized sine value into a sample and hold DAC, or other register. A non-inverted or inverted DAC Strobe is provided so that DAC devices with different triggering requirements can be easily accommodated. The DAC Output Timing specifications must be synchronized with respect to the falling edge of SYS CLK and are therefore only guaranteed in relation to the falling edge of SYS CLK. Trying to use the DACS1B timing associated with the rising edge of SYS CLK could potentially violate DAC setup time and result in strobing erroneous DAC BIT data.

When the AMC's D7 register is set to "0", the DAC Strobe is non-inverted in relation to the system clock. This allows the falling edge of DACS1B to be used in compliance with SYS CLK. When the D7 register is set to a "1", the sense of the DAC Strobe is inverted in relation to the system clock. This allows the rising edge of DACS1B to be used in compliance with SYS CLK.

#### PHASE MODULATION ENABL (PMEE)

The PMEE bit is not used unless the HPME bit is set to "1". The PMEE bit controls the way in which the value stored in PIRB is used for the one-time accumulation by the phase accumulator. When the PMEE bit is set to logic "1" and PIRB is active for accumulation, the 8 MSB of PIRB are added to the 8 MSB of PIRA to form the 8 MSB to be accumulated. The 24 1 SB of PIRA are used as the 24 1 SB of the phase accumulator input value. This technique is useful for systems utilizing the Internal Phase Modulation Modulation of operation. By storing the synthesizer frequency in the PIRA and modifying only the most significant byte of the PIRB, a 256 state phase modulator is implemented. This feature saves computation time in the processor controlling the DDS operation when a phase modulation system with 256-state (i.e., 360/256 = 1.41 degrees) phase resolution is adequate. Using only the 8 MSB of PIRB to control the phase modulation allows the user to establish a byte-wide Direct Memory Access (DMA) control from the processor to the DDS function phase modulation register (i.e., PIRB), thus simplifying the processor

Figure 3. Q2334 Asynchronous Mode Control (AMC) Register

AMC ADDRESS × DA or 1A [hex]							
D7	D6	D5	D4	D3	D2	D1	D0
DAC STB	0*	PHASE MOD ADD ENABLE (PMEE)	0*	OUTPUT FORMAT**	NRC ENABLE BITS...*	DISABLE NRC	
* These bits must be set to 0.							
**Output Format	D3						
Two's Complement	0						
Offset Binary	1						
***DAC SIZE (# OF BITS)							
6	0	0	0	0	0	0	0
7	0	0	0	0	0	0	1
8	0	0	0	0	0	1	0
9	0	0	0	0	0	1	1
10	1	0	0	0	0	0	0
11	1	0	0	0	0	1	1
12	1	1	0	0	0	1	1
13	1	1	1	0	0	1	1

overhead required to control the DDS function in rapidly switching phase modulation systems. When the PMAL bit is set to logic "1", all 32-bits of PIRB will be accumulated in the phase accumulator when PIRB is active, allowing a phase resolution of  $360/2^{32}$ , i.e. 8.1 nano degrees.

#### CHIPFORMAT

The Output Format bit determines the binary coding of the DAC output bits of each DDS function. When this bit is set to logic "1", the DAC output is encoded in offset binary format. When this bit is set to logic "0", the DAC output bits are encoded in two's complement format. Table 2 shows the effect of the complement format. Table 2 also notes the timing for the AIC is exactly the same as the HOP CLK signal. Activation of the stored settings occurs within four SYS CLK periods after writing to the AIC register.

The AIC register has an active value once the information has been written to it. This register does not require a HOP CLK signal to become active.

#### PHASE INCREMENT MULTIPLEXER CONTROL

The phase increment multiplexer function selects which PIR (A or B) is used for the accumulation process. This multiplexing function provides a simple Binary Frequency Shift Keying (BFSK) interface to the DDS.

The signal EXT MUX controls the selection of the value stored in either PIRA or PIRB. For EXT MUX = 0, PIRA is selected; for EXT MUX = 1, PIRB is selected. The signal MUX CLK enables the selection made by the EXT MUX signal. The selection made by the EXT MUX signal is activated synchronously one during the low-to-high transition on the MUX CLK signal.

The MUX CLK signal is internally synchronized to the SYS CLK signal of the DDS. (Refer to the Asynchronous Input information contained in Figure 11 and Table 10.) The selection of the EXT MUX control may occur as frequently as once every four periods of SYS CLK. (Refer to the External Control Timing information contained in Figure 10 and Table 9.)

value to the ARR, the accumulator reset function is armed. The next time the HOP CLK is asserted, the phase accumulator is reset to zero.

#### ASYNCHRONOUS HOP CLOCK (AHC)

Each DDS function includes an Asynchronous Hop Clock (AHC) register. When any value is written to this register, the previously stored values in the double-buffered PIRA, PIRB, and SMC registers are activated. This allows processor control of activation of these settings in an identical fashion as with the assertion of the HOP CLK signal. Note that the HOP CLK signal must be "Low" when the AHC register is accessed in order to activate the new register values. Also note that the timing for the AHC is exactly the same as the HOP CLK signal. Activation of the stored settings occurs within four SYS CLK periods after writing to the AHC register.

The AHC register has an active value once the information has been written to it. This register does not require a HOP CLK signal to become active.

#### PHASE INCREMENT MULTIPLEXER CONTROL

The phase increment multiplexer function selects which PIR (A or B) is used for the accumulation process. This multiplexing function provides a simple Binary Frequency Shift Keying (BFSK) interface to the DDS.

The signal EXT MUX controls the selection of the value stored in either PIRA or PIRB. For EXT MUX = 0, PIRA is selected; for EXT MUX = 1, PIRB is selected. The signal MUX CLK enables the selection made by the EXT MUX signal. The selection made by the EXT MUX signal is activated synchronously one during the low-to-high transition on the MUX CLK signal.

The MUX CLK signal is internally synchronized to the SYS CLK signal of the DDS. (Refer to the Asynchronous Input information contained in Figure 11 and Table 10.) The selection of the EXT MUX control may occur as frequently as once every four periods of SYS CLK. (Refer to the External Control Timing information contained in Figure 10 and Table 9.)

This advanced look-up technique provides highly accurate and precise sine wave generation.

#### NOISE REDUCTION CIRCUIT (NRC)

Noise due to amplitude quantization is often assumed to be random and uniformly distributed. However, because a sine wave function is periodic this is not always the case. At certain output frequencies, amplitude quantization errors become highly correlated, thereby causing spurs.

Spurs associated with round-off errors of the quantized sine wave outputs can be significantly reduced by enabling the on-chip Noise Reduction Circuit (NRC). This patented circuit distributes the noise energy evenly across the frequency band, thus reducing the amplitudes of peak spurious components (see Patent Reference 2).

It is important to properly set the NRC Enable bits, because the operation of the NRC is scaled to the LSB if an incorrectly sized DAC is specified, performance will be reduced.

If the Q2334 is used to generate narrowband outputs and a low noise floor is required, the signal should be bandpass filtered and the NRC disabled. As stated above, when the NRC is enabled it distributes the noise evenly across the frequency band and raises the noise floor. When the NRC is disabled, the noise floor is slightly lower and the quantization errors show up as discrete spurious. However, since the signal is bandpass filtered, the broadband spurious will be negligible.

The output of the NRC is 12-bit wide (digitized sine wave) is normally connected to an external DAC function. This output value can be encoded in offset binary or its complement format (see Figure 3).

Figures 4 and 5 show typical spectra of the analog converted outputs from the Q2334 with the NRC enabled and disabled. These spectra were measured with the DDS operating with a 10-bit DAC. The synthesized frequency in each of these figures is 10.8 MHz from a 30 MHz system clock frequency. The measurement frequency spans from 0 to 15 MHz, the resolution bandwidth is 30 kHz, the video bandwidth is 3 kHz, and the scale is 10 dB per vertical division.

<http://www.qualcomm.com/Products/Products.html>  
E-mail: [products@qualcomm.com](mailto:products@qualcomm.com)  
Telephone: (619) 658 1915  
Fax: (619) 658 7537  
Loc: (619) 658 1535

VALUE	OUTPUT FORMAT = 1 (TWO'S COMPLEMENT)	OUTPUT FORMAT = 0 (OFFSET BINARY)	MSB	LSB
MAX Value	1111111111111111	0111111111111111	...	0
...	1111111111111110	0111111111111110	...	...
...	...	...	...	...
Half MAX + 1	1000000000000000	0000000000000000	0	0
Half MAX - 1	0111111111111111	1111111111111111	...	...
...	1111111111111110	0111111111111110	...	...
...	...	...	...	...
Min Value	0000000000000000	1000000000000000	1000000000000000	0

Table 2. Q2334 DAC Output Formats

PM EXIT BIT	ABSOLUTE PHASE	OFFSET (degrees)
2	1	0
0	0	0
0	0	45
0	1	90
0	1	135
1	0	180
1	0	225
1	1	270
1	1	315
1	1	315

Table 3. Q2334 External Phase Modulation Offset Settings

Figure 6 shows the typical performance of the QZ2324 DDS when operating with a 10-bit DAC with NRCC disabled and no LPF. This figure shows a 5 MHz output generated from a 20 MHz system clock frequency and the image at 15 MHz. The 15 MHz results from the negative image filled around the 30 MHz clock frequency. This image would normally be filtered by a LPF at the output of the DAC.




Figure 6. 12234 Spectrum with LP Distilled (10 bit DAC)




Figure 9 shows the typical performance of the 20334 DDS when operating with a 10-bit DAC without NRIC disabled and no LPF. This figure shows a 5 MHz output generated from a 20 MHz system clock frequency and the image at 15 MHz. This 15 MHz result is taken from the negative image folded around the 30 MHz clock frequency. This image would normally be filtered by a LPF at the output of the DAC.




figure 7. Q2334 Package Pin Configuration

**SIGNALS INDEPENDENT FOR EACH DDS**

The following signals pertain to a specific DDS

SYS CLK1, SYS CLK2	Internal operations of the synthesizer sine waveform phase accumulator, external phase modulation, and phase increment registers are synchronized to this clock signal.
INP1 [35..1]	Provides the fundamental clock frequency of the synthesizer sine waveform.

HOP CLK1, HOP CLK2  
NPBII (34.69)

Provides power to all Q2334 circuitry

must be active "High" for at least one SYS CLK period and can be asserted once every ten SYS CLK periods.

<https://www.electroconproducts.com>  
1-800-874-0011  
Toll-Free: 619-658-3006  
Fax: 619-658-3056

<http://www.qualimac.com/ProdList.html>  
E-mail: asic-products@qualimac.com  
Telephone: (619) 659-5005  
Fax: (619) 659-1556

DEAL CCM INC incorporated. ASIC Products  
1451 1st St Rockville, MD 20850 USA  
Synthesizer Products Data Book 80-24127-1A, \$3.97  
Data Subject to Change Without Notice

Table 4. Q2334 Input / Output Signals							
Pin #	Name	I/O Type	Description	Pin #	Name	I/O Type	Description
1	SYS CLK2	INPUT	System Clock to DDS 42	35	SYS CLK	INPUT	System Clock to DDS41
2	GND	INPUT	Ground Connection	36	CS/	INPUT	Chip Select, Low During Processor Writes
3	ADDRESS	INPUT	Processor Interface Address Bus bit 0 (SB)	37	WR/	INPUT	Writes the Value of Data Bus into Register Active Low
4	ADDRESS	INPUT	Processor Interface Address Bus bit 3	38	ADDRESSA	INPUT	
5	ADDRESS	INPUT	Processor Interface Address Bus bit 2	39	ADDRESS	INPUT	
6	DATA0	INPUT	Processor Interface Data Bus bit 0 (MSB)	40	DA17	INPUT	Processor Interface Address Bus-bit 1 (MSB)
7	DATA1	INPUT	Processor Interface Data Bus-bit 1	41	DAT6	INPUT	Processor Interface Data Bus-bit 6
8	DATA2	INPUT	Processor Interface Data Bus-bit 2	42	DAT5	INPUT	Processor Interface Data Bus-bit 5
9	DATA3	INPUT	Processor Interface Data Bus-bit 3	43	DAT4	INPUT	Processor Interface Data Bus-bit 4
10	GND	INPUT	Ground Connection	44	GND	INPUT	Ground Connection
11	DAC1 BIT11	OUTPUT	(MSB) Digitized Sine Wave Output bit 11	45	DAC1 BIT11	OUTPUT	DDS41 Digitized Sine Wave Output-bit 11 (MSB)
12	DAC1 BIT10	OUTPUT	DDS41 Digitized Sine Wave Output bit 10	46	DAC2 BIT10	OUTPUT	DAC2 BIT10...DDS42 BIT10...DAC2 BIT11
13	DAC1 BIT9	OUTPUT	DOS41 Digitized Sine Wave Output-bit 9	47	DAC2 BIT9	OUTPUT	DAC2 BIT9...DDS42 BIT9
14	DAC1 BIT8	OUTPUT	DOS41 Digitized Sine Wave Output-bit 8	48	DAC2 BIT8	OUTPUT	DAC2 BIT8...DDS42 BIT8
15	DAC1 BIT7	OUTPUT	DOS41 Digitized Sine Wave Output-bit 7	49	DAC2 BIT7	OUTPUT	DAC2 BIT7...DDS42 BIT7
16	DAC1 BIT6	OUTPUT	DOS41 Digitized Sine Wave Output-bit 6	50	DAC2 BIT6	OUTPUT	DAC2 BIT6...DDS42 BIT6
17	GND	INPUT	Ground Connection	51	GND	INPUT	Ground Connection
18	V <sub>DD</sub>	INPUT	+5V Power Supply Connection	52	V <sub>DD</sub>	INPUT	+5V Power Supply Connection
19	DAC1 BIT5	OUTPUT	DOS41 Digitized Sine Wave Output-bit 5	53	DAC2 BIT5	OUTPUT	DOS41 Digitized Sine Wave Output-bit 5
20	DAC1 BIT4	OUTPUT	DOS41 Digitized Sine Wave Output-bit 4	54	DAC2 BIT4	OUTPUT	DOS41 Digitized Sine Wave Output-bit 4
21	DAC1 BIT3	OUTPUT	DOS41 Digitized Sine Wave Output-bit 3	55	DAC2 BIT3	OUTPUT	DOS41 Digitized Sine Wave Output-bit 3
22	DAC1 BIT2	OUTPUT	DOS41 Digitized Sine Wave Output-bit 2	56	DAC2 BIT2	OUTPUT	DOS41 Digitized Sine Wave Output-bit 2
23	DAC1 BIT1	OUTPUT	DOS41 Digitized Sine Wave Output-bit 1	57	DAC2 BIT1	OUTPUT	DOS41 Digitized Sine Wave Output-bit 1
24	DAC1 BIT0	OUTPUT	DOS41 Digitized Sine Wave Output-bit 0 (LSB)	58	DAC2 BIT0	OUTPUT	DOS41 Digitized Sine Wave Output-bit 0 (LSB)
25	GND	INPUT	Ground Connection	59	GND	INPUT	Ground Connection
26	DAC2 STB	OUTPUT	DOS41 Synchronous Stroke to Initialize Clocking the DAC Bits into a DAC	60	DAC2 STB	OUTPUT	DOS41 Synchronous Stroke to Initialize Clocking the DAC Bits into a DAC
27	PWM EXT BIT2	INPUT	DOS41 Controls the External PWM Value-bit 2	61	PWM2 EX1 BIT2	INPUT	DOS41 Controls the External PWM Value-bit 2
28	PWM EXT BIT1	INPUT	DOS41 Controls the External PWM Value-bit 1	62	PWM2 EX1 BIT1	INPUT	DOS41 Controls the External PWM Value-bit 1
29	PWM EXT BIT0	INPUT	DOS41 Controls the External PWM Value-bit 0	63	PWM2 EX1 BIT0	INPUT	DOS41 Controls the External PWM Value-bit 0
30	PWM CLK	INPUT	DOS41 Traverses the Values in PWM Bits	64	PWM2 CLK	INPUT	DOS41 Traverses the Values in EX1 Bits
31	EXT MUX1	INPUT	DOS41 Controls which Pin is Being Accumulated	65	EXT MUX2	INPUT	DOS41 Controls which Pin is Being Accumulated
32	MUX1 CLK	INPUT	DOS41 Traverses the Value on EXT MUX1	66	MUX2 CLK	INPUT	DOS41 Traverses the Value on EXT MUX2
33	V <sub>DD</sub>	INPUT	+5V Power Supply Connection	67	V <sub>DD</sub>	INPUT	+5V Power Supply Connection
34	MUX CLK1	INPUT	Hop Clock to DOS41	68	MUX CLK2	INPUT	Hop Clock to DOS42
EXT MUX1, EXT MUX2		INPUT	(31, 66)	MUX1 CLK, MUX2 CLK		INPUT	(32, 66)
When latched into the DDS with the signal MUX1 CLK (or MUX2 CLK) this signal determines which PIRX value on the EX1 MUX Inputs. This signal must be held "High" for a minimum of three SYS CLK periods. Activation of the EXT MUX signal is synchronized internally to SYS CLK.							

#### PM1 EXT BIT0...PM1 EXT BIT2,

#### PM2 EXT BIT0...PM2 EXT BIT2

#### INPUTS (29, 28, 27, 63, 62, 61)

External phase modulation inputs which control 45 degree phase offsets in the phase accumulated values in accordance with the settings provided in Table 3. PM EXT Bits are active when the signal PM CLK is asserted and are synchronized internally to the DDS function to SYS CLK.

#### PHASE MODULATION MODE

The Q2334 provides two means to implement phase modulation of a basic frequency output, referred to as Internal Phase Modulation and External Phase Modulation.

Internal Phase Modulation provides extremely fine resolution up to 0.000000008° of the phase adjustment (2<sup>45</sup> state phase resolution), while External Phase Modulation is designed for 45° increment phase shifts.

#### INTERNAL PHASE MODULATION

The rising edge of this signal latches and enables the value on the PM EX1 Bit1. This signal must be held "High" for a minimum of three SYS CLK periods. The PM EXT Bit1 inputs are synchronized internally to SYS CLK.

#### DAC1 BIT0...DAC1 BIT11, DAC2 BIT0...DAC2 BIT11

#### OUTPUTS (24, 23, 22, 21, 20, 19, 16, 15, 14, 13, 12, 11, 58, 57, 56, 55)

#### 54, 53, 50, 49, 48, 47, 46, 45)

Digitalized sine wave outputs, encoded in offset binary or two's complement format, depending on settings in the AMC Registers. One sample is generated during each period of SYS CLK. DAC Bit10 is the LSB for DAC Registers. DAC Bit0 is the MSB for the phase increment for the basic frequency without phase modulation. PIRB is then loaded with the phase increment value equal to the phase increment value in PIRRA plus the value of the desired phase.

Stored in PIRRA plus the value of the desired phase increment value equal to the phase increment value in PIRB. The phase accumulator uses PIRRA for most phase accumulation.

Provides a synchronous strobe to facilitate locking of the DAC BIT outputs into an external register or sampled DAC. One DAC STB is generated during each period of SYS CLK. Essentially, the DAC STB for DAC STB is a delayed version of SYS CLK.

PIRB is only used once for each HOP CLK assertion. When the PMAF1 bit is set to logic "1", the 8 MSB of PIRB are added to the 8 MSB of PIRRA to form the 8 MSB to be accumulated with the 24 MSB of PIRRA.

This 32-bit value is used for one-line accumulation. If PMAF is "0", all 32 units of PIRB will be used for the accumulation. Since the phase increment value in PIRB is only used once for each HOP CLK assertion, the net effect is to cause a phase change to the generated sine wave.

#### PIRB

When the PMAF1 bit is set to logic "1", the 8 MSB of PIRB are added to the 8 MSB of PIRRA to form the 8 MSB to be accumulated with the 24 MSB of PIRRA.

If

This 32-bit value is used for one-line accumulation.

If

PMAF is "0", all 32 units of PIRB will be used for the accumulation.

#### DAC1 STB, DAC2 STB

#### OUTPUT (26, 60)

Provides a synchronous strobe to facilitate locking of the DAC BIT outputs into an external register or sampled DAC. One DAC STB is generated during each period of SYS CLK. Essentially, the DAC STB for DAC STB is a delayed version of SYS CLK.

#### MODES OF OPERATION

Each DDS can be independently set to perform a wide range of expanded functions of the basic operation, as described in the following paragraphs.

#### BASIC SYNTHESIZER MODE

In its most Basic Operational Mode, each DDS on the Q2334 can provide a fixed frequency digitized sine wave output. The frequency of this sine output is determined by the frequency of the clock input and the

If one time phase shift occurs every time the HOP CLK signal is asserted. The phase shift can occur as often as the HOP CLK signal can be asserted. Refer to Processor Interface Timing shown in Figure 8 and Table 7.

If it is desired to change the phase offset value, PHR must be refreshed before the HOP CLK cycle with the new phase offset for the next HOP CLK period. The PHR bit will remain set to "1" until reset by the processor. (Refer to the *Hop Clock Phase Modulation* inable section.)

### EXTERNAL PHASE MODULATION

External Phase Modulation operates as an absolute phase adjustment technique and utilizes special

will choose the phase increment value from PIRB. If the EXT MUX signal is set to logic "0" when the MUX CLK is asserted, the phase accumulator will choose the phase increment value from PIRA. Changing the value of the EXT MUX input causes the alternation between the frequency controlled by PIRA and the frequency controlled by PIRB.

After the BKSX Mode is set up and the PIRA and PIRB contents are active, the EXT MUX signal can be changed as fast as the MUX CLK can be asserted. (See *External Control Timing* shown in Figure 10 and Figure 9.) The MUX CLK timing is the only restriction on how fast the accumulation can be switched from PIRA to PIRB.

EXTERNAL PHASE MODULATION

The External Phase Modulation operates as an absolute phase adjustment technique and utilizes special synchronous inputs separate from the processor interface. When using the External Phase Modulation mode, the phase increment value for the unmodulated output is written into PIRx. PIRB is not used in the External Phase Modulation Mode.

The External Phase Modulation Enable (EPME) bit in the SMC register is set to logic '1' to enable the External Phase Modulation Mode. When the EPME bit is set to '1', the phase offset determined by the PM<sub>EXT</sub> bits are latched into the DDS function each time the signal PM CLK is asserted. This PM LEXT bit setting causes a phase offset in 45° increments as indicated in Table 3. This mode of operation allows very simple control of the DDS as a binary, quartenary or binary phase shift keying (BPSK) modulator or

the sidelobes. The spectrum is said to be more efficient since more power is contained in the main lobe and less in the sidelobes. The EME bit of the SMFC register is set to logic "1", as in the BESK Mode, and the EX1, MUX1 and MXC1 signals control the shift between the values of PIR4 and PIRB.

FREQUENCY HOPPING MODE	PIPELINE DELAY
Simple frequency hopping can be enabled by writing a new phase increment value of the desired frequency in PIRA. Since PIRA is a double buffered register, this	The output of the Q2334 DDS will reflect the change in status activated by the HOP CLK within 30 to 31 SY5 CLK periods. When the EXT MUX signal is

**EXTERNAL PHASE MODULATION**

External Phase Modulation operates as an absolute phase adjustment technique and utilizes special synchronous inputs separate from the necessary PIRAs to PIRB.

**MINIMUM SHIFT KEYING (MSK) MODULATION MODE**

Table 9). The Mu/TX CLK timing is the only restriction on how fast the accumulation can be switched from PIRA to PIRB.

The Minimum Shift Keying (MSK) Modulation Mode is a subset of the BPSK Mode described above. The operation is the same, but the two frequencies are selected at a known mathematically determined rate. The MSK Modulation Mode is linear MSK, and can be generated by setting the frequency shift rate equal to the separation between the two frequencies. This is where MSK got its name, since it is the minimum spacing between the two frequencies that can be accomplished while still recovering the signal with a given shift rate. If the frequency spacing  $\Delta f$  is closer than the frequency shift rate, the information cannot be recovered.

very simple control of the DDS as a binary, quantitative, 8-bit phase shift keyed (BPSK) modulator.

### **HIGH FREQUENCY SHIFT KEYING (HFSK) MODULATION MODE**

Two PIRs are provided for each DDS function allowing for Binary Frequency Shift Keyed (BFSK) modulation without any additional hardware. The Q2334 provides signals allowing this switch to occur synchronously. BFSK Modulation is achieved by setting the phase increment value in PIRA to generate the first frequency and the value in the PIRB to generate the second frequency. The EME bit is then set to logic "1" to enable the external multiplexer controls.

If the EXT MUX signal is set to logic "1", when the C1 K signal is asserted (two phase increments), the high frequency control section (the attenuator and the local frequency control section) are bypassed.

**Table 7.** Once all 32 bits have been activated, the contents will remain until the register is written again. Subsets within the register may also be written. This allows for the changing of an existing register value using a single 8-bit write as opposed to four 8-bit writes.

**Pipeline Delay**  
The output of the Q2334 DDS will reflect the change in status activated by the HOP CLK within 30 to 31 SYS CLK periods. When the EXT MUX signal is

enabled, the associated PLL will affect the output in 29 to 30 SYS CLK periods after the MUX CLK has been asserted. If External Phase Modulation is implemented, the phase shift will occur 26 to 29 SYS CLK periods after the rising of the YM CLK.

The one SYS CLK ambiguity occurs because the MUX CLK, PnM CLK, and HOP CLK signals are allowed to be asynchronous in relation to the SYs CLK. To keep the internal operation of the Q2334 synchronous, the signals are input to synchronizing circuitry which resolves the signal to within one clock period.

ERDIEKAY HAPPIE MOME

Simple frequency hopping can be enabled by writing a new phase increment value of the desired frequency in PIRA. Since PIRA is a double buffered register, this value will be activated at the next assertion of the HOP CLK signal.

Assuming each frequency to be generated requires all 32 bits to be changed, then four 8 bit writes to PIRA would be needed. (*See Processor Interface Timing* shown in Figure 8 and Table 7.) After PIRA has been loaded, the assertion of the HOP CLK will activate these settings and the resulting frequency will be output from the Q23:34 within 31 clock cycles. The frequency value can be changed as fast as the new phase increment value can be written to PIRA and a HOP CLK signal asserted. (Also see Figure 8 and

MINIMUM SELLING MSRP (MSR) MDITION MODE

The Minimum Shift Keying (MSK) Modulation Mode is a subset of the BPSK Mode described above. The operation is the same, but the two frequencies are selected at a known mathematically determined rate. The MSK Modulation Mode is linear MSK, and can be generated by setting the frequency shift rate equal to the separation between the two frequencies. This is where MSK got its name, since it is the minimum spacing between the two frequencies that can be accomplished while still recovering the signal with a given shift rate. If the frequency spacing  $\Delta f$  is closer than the frequency shift rate, the information cannot be

recovered. If the spacing is (on far apart), the information can be retrieved using FSK demodulation techniques, although MSK will not be generated from the resultant spectra. To produce the two MSK frequencies, the values in PIR4 and PIR8 correspond to incrementing and decrementing phase values (respectively) that must change through  $\pm 90$  degrees for each symbol time of the frequency shift rate. This is obtained by loading PIF4 and PIF8 with frequency values such that the mid-point value between them is separated by  $\pm 1$  FSK Hz. This must occur without any phase discontinuities but since the DDS changes frequencies in a phase continuous fashion, this is not a problem. The overall result due to the slow phase transitions between the frequency is a reduction in the local frequencies generated, causing the attenuated

**Table 7.** Once all 32 bits have been activated, the contents will remain until the register is written again. Subsets within the register may also be written. This allows for the changing of an existing register value using a single 8-bit write as opposed to four 8-bit writes.

**Pipeline Delay**  
The output of the Q2334 DDS will reflect the change in status activated by the HOP CLK within 30 to 31 SYS CLK periods. When the EXT MUX signal is

enabled, the associated PLL will affect the output in 29 to 30 SYS CLK periods after the MUX CLK has been asserted. If External Phase Modulation is implemented, the phase shift will occur 26 to 29 SYS CLK periods after the rising of the YM CLK.

The one SYS CLK ambiguity occurs because the MUX CLK, PnM CLK, and HOP CLK signals are allowed to be asynchronous in relation to the SYs CLK. To keep the internal operation of the Q2334 synchronous, the signals are input to synchronizing circuitry which resolves the signal to within one clock period.

PIPELINE DAY

The output of the Q2334 DDS will reflect the change in states activated by the HOP CLK within 30 to 31 SYS CLK periods. When the EXT MUX signal is enabled, the associated PIR will affect the output in 29 to 30 SYS CLK periods after the MUX CLK has been asserted. If External Phase Modulation is implemented, the phase shift will occur 28 to 29 SYS CLK periods after the rising of the FM CLK.

The internal SYS CLK ambiguity occurs because the MUX CLK, PIR CLK, and HOP CLK signals are allowed to be asynchronous in relation to the SYS CLK. To keep the internal operation of the Q2334 synchronous, the signals are input to synchronizing circuitry which resolves the signal to within one clock period.

ERDIEKLY HUPPIN C MOW

Simple frequency hopping can be enabled by writing a new phase increment value of the desired frequency in PIRA. Since PIRA is a double buffered register, this value will be activated at the next assertion of the HOP CLK signal.

Assuming each frequency to be generated requires all 32 bits to be changed, then four 8 bit writes to PIRA would be needed. (*See Processor Interface Timing* shown in Figure 8 and Table 7.) After PIRA has been loaded, the assertion of the HOP CLK will activate these settings and the resulting frequency will be output from the Q23:34 within 31 clock cycles. The frequency value can be changed as fast as the new phase increment value can be written to PIRA and a HOP CLK signal asserted. (Also see Figure 8 and

TECHNICAL SPECIFICATIONS

ESQITE MAXIMUM RATINGS

Table 5 shows the absolute maximum ratings of the 22334. Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at

**Table 5** 02334 Abschluß Maximus Batinc

PARAMETER	SYMBOL	MIN.	MAX.	UNITS	NOTE
Storage Temperature	$T_s$	-55	+85	°C	-
Operating temperature	$T_k$	0	+70	°C	-
Junction temperature	$T_j$	-	+150	°C	1
Voltage on any Input Pin	$V_{in}$	-0.3	+1.05 * 0.3	V	-
Voltage on VDD or any Output Pin	$V_{out}$	-0.3	+7.0	V	-
DC Input Current	$I_{in}$	-10	+10	mA	-

Nolei

for thermal management consideration, the Junction to Case Thermal Resistance,  $\theta_{JC}$  is  $10.7^{\circ}\text{C/W}$  typical, and the Junction to Ambient thermal resistance,  $\theta_{JA}$  is  $1.5^{\circ}\text{C/W}$  typical.

100

## DC ELECTRICAL CHARACTERISTICS

卷之三

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	$V_{DD}$	4.75	5.25	V	-
High Level Input Voltage	$V_H$	2.0	$V_D + 0.3$	V	-
Low Level Input Voltage	$V_L$	-0.3	0.8	V	-
Low-Level Output Current	$I_L$	-	1.0	$\mu A$	-
High Level Output Voltage	$V_{DH}$	2.4	-	V	1
Low Level Output Voltage	$V_{DL}$	-	0.4	V	2
Power Dissipation	$P_D$	-	-	W	$\leq 50\text{ mW}$
Maximun SYS CLK					3.4

Nature

- $I_{W} = 1.6 \text{ mA}$ .  
 $I_{G} = 1.6 \text{ mA}$ .  
 Power rating is per DDS. If both DDS1 and DDS2 are operating at same conditions, the power will be doubled.  
 For other clock frequencies,  
 Power  $\leq [13.65 \text{ mW/MHz}] \cdot (\text{Clock frequency})$ ;  
 Current  $\leq [1.65 \text{ mA/MHz}] \cdot (\text{Clock frequency})$ .

**OCALCOMM Incorporated, ASI Products**  
455 Tusk Boulevard, San Diego, CA 92121-2779 USA  
**Optical Products Data Book** #1127 1A 8/97  
John Sibley, E. Chacon, Winston, Novice

<http://www.qualcomm.com/prodtech/asic>  
F. Qualcomm Product Sequence Number  
Telephone: (619) 638-5005  
Fax: (619) 638-5556

these or any other conditions above those indicated in the operational sections of this data book is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## TIMING SPECIFICATIONS

Figures 8 through 11 and Tables 7 through 10 show the ultimate specifications of the Q<sub>12334</sub>

Figure 8 02334 Processor Interface Timing Diagram




Table 7. Q2334 Processor Interface Timing Parameters

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Data Setup to WR / Rising	$t_{SUS}$	10	—	ns	—
Data Hold After WR, Rising	$t_{HR}$	5	—	ns	—
Address Hold After WR, Rising	$t_{AH}$	0	—	ns	—
Address Hold After WR, Falling	$t_{AF}$	5	—	ns	—
CS / Setup to WR, Falling	$t_{CSF}$	0	—	ns	—
CS / Hold After WR, Falling	$t_{CHF}$	0	—	ns	—
WR / Rising to WR, Falling	$t_{WRF}$	10	—	ns	1
HOP CLK Pulse Width	$t_{HOP}$	—	—	ns	2
HOP CLK Falling Edge to HOP CLK Rising Edge	$t_{HOPF}$	4 — 10 ns	—	ns	2
HOP CLK Falling Edge to WR	$t_{HOPF_WR}$	10 — 100 ns	—	ns	1,2
Address Hold After WR, Falling	$t_{AHF}$	15	—	ns	—
Time Between HOP CLK Period	$t_{TICK}$	40	—	ns	—
Time Between HOP CLK	$t_{TICK}$	10 — 100 ns	—	ns	2

Notes:

<http://www.qualcomm.com/qualphotech-task>  
E-mail: [esq-products@qualcomm.com](mailto:esq-products@qualcomm.com)  
Telephone: 619-638-5005  
Fax: 619-638-1555

<http://www.halecon.com/prod/test.html>  
E-mail: [asoc\\_products@quintill.com](mailto:asoc_products@quintill.com)  
Telephone: (619) 658-5005  
Fax: (619) 658-1556




Table 8. 02334 DIC Output Testing Parameters

PARAMETER	SYMBOL	Max Clock				Max Clock				Max Clock				Max Clock			
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
SYS CLK Cycle Period	t <sub>CYC</sub>	50	1000	33	1000	2.5	20	1000	1000	105	12.3	105	12.3	105	12.3	105	12.3
SYS CLK Low Period	t <sub>LOW</sub>	22	478	15	485	11.25	488.75	8.5	491.5	105	—	105	—	105	—	105	—
SYS CLK High Period	t <sub>HIGH</sub>	22	478	15	485	11.25	488.75	8.5	491.5	105	—	105	—	105	—	105	—
SYS CLK Low to DAC SIB Low	t <sub>LSI</sub>	—	10	—	10	—	10	—	10	—	10	—	10	—	10	—	10
SYS CLK Low to DAC SIB High	t <sub>LSH</sub>	—	10	—	10	—	10	—	10	—	10	—	10	—	10	—	10
SYS CLK High to DAC SIB Low	t <sub>HSI</sub>	—	10	—	10	—	10	—	10	—	10	—	10	—	10	—	10
SYS CLK High to DAC SIB High	t <sub>SHS</sub>	—	10	—	10	—	10	—	10	—	10	—	10	—	10	—	10
DAC SIB Low	t <sub>DL</sub>	—	10	—	10	—	10	—	10	—	10	—	10	—	10	—	10
DAC SIB Low to DAC Bit Output	t <sub>DLB</sub>	4	20	4	17	4	17	4	17.5	4	14	14	14	14	14	14	14
DAC SIB High	t <sub>DH</sub>	4	20	4	17	4	17	4	17.5	4	14	14	14	14	14	14	14
DAC SIB High to DAC Bit Output	t <sub>DHB</sub>	4	20	4	17	4	17	4	17.5	4	14	14	14	14	14	14	14

11

2. The Q2334G-50N will operate up to 30 MHz maximum clock with  $-55 \leq T \leq 125^\circ\text{C}$  and  $4.5 \leq V_{DD} \leq 5.5\text{ V}$

3. The Q2334G-50N will operate up to 40 MHz maximum clock with  $-40 \leq T \leq 85^\circ\text{C}$  and  $4.5 \leq V_{DD} \leq 5.5\text{ V}$

4. The Q2334 contains dynamic logic.

4. Assumes a 25pf capacitive loading.

HALCOOM Incorporated, ASIC Products  
1535 Task Boulevard San Diego CA 92121-2779, USA  
Unregistered Products Data Book 80 2417-1 A 8/97  
Data Subject to Change Without Notice

4-17  
<http://www.quadcom.com/> QuadCom  
P.O. Box 1000 • 6500 E. 10th Street • Indianapolis, Indiana 46229-1000  
Telephone: (317) 273-1000 • Fax: (317) 273-1005

Table 9. Q2334 External Scatter Timing Parameters

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
HOP CLK Falling to MAX CLK Rising	$t_{HCK}$	—	—	ns	—
MAX CLK High Period	$t_{HCK}$	3 - 4ns	—	ns	—
MAX CLK Low Period	$t_{HCK}$	—	—	ns	—
MAX CLK Falling to LOW CLK Rising	$t_{LHCK}$	10 - 14ns	—	ns	—
EXT. MAX. Setup to MAX CLK	$t_{HCSU}$	10	15	ns	—
PH. MAX. Hold After MAX CLK	$t_{HCHD}$	10	15	ns	—
PH CLK High Period	$t_{HCK}$	3 - 4ns	—	ns	—
PH CLK Low Period	$t_{LHCK}$	—	—	ns	—
Ph Data Setup to PH CLK	$t_{HCSU}$	10	15	ns	—
Ph Data Hold After PH CLK	$t_{HCHD}$	10	15	ns	—

**Notes:**

1.  $t_{OC}$  is the system clock period.

**#10** QUALCOMM Incorporated, ASIC Products  
6455 Tisk Boulevard, San Diego, CA 92121-2779, USA  
Synthesizer Products Data Book, 90-21127-1 A R97  
Data Subject to Change Without Notice

Figure 10. 02334 Extent Error [mm] (mm)




Table 9. 02334 External Control Timing Parameters

<http://www.qualcomm.com/paralleltask>  
1 mod.asic products quadromon can  
telephone: (619) 658-5005  
Fax: (619) 658-1856

### PLCC PACKAGING

The Q2334C-50N is packaged in the 68-pin plastic lead chip carrier (PLCC) shown in Figure 11. The dimensions are given in inches and (mm).

Figure 11. Q2334C-68-pin PLCC Package Diagram





Figure 12. Q0310 Block Diagram



### Q0310 DDS EVALUATION BOARD

The Q0310 is an evaluation board for the Q2334 DDS. The Q0310 is a complete DDS System that includes a Q2334C-50N, pre-programmed microcontroller, 10 bit DAC, and low pass filter all designed onto an 8" x 4" x 1.5" printed circuit card that is fully assembled and tested. An 8031 microcontroller controls the DDS using a monitor program contained in the on-board EPROM. This program interfaces through the switches on the board for stand-alone operation or through the RS-232 port for remote operation. A block diagram of this particular configuration is shown in Figure 12. The menu-driven configuration program can exercise all of the following modes of operation:

- Hask Oscillator
- Frequency Sweep (Fast or Slow)
- Frequency Hop
- 8-PSK Modulator
- 256-PSK Modulator
- MSK Modulator

A Q0310 User's Guide with complete documentation including schematics, parts list, and microcontroller code (available on floppy disk) is included.

### DDS SYSTEM DIAGRAM

Figure 13 provides a basic diagram of a Q2334 DDS system. Note the LPF used is a seven pole elliptical filter designed for operation with a 50 MHz clocked DDS, which rolls off at approximately 20 MHz. This is the filter topology used in the Q0310 DDS Evaluation Board. Each system has different specifications, and the design of the LTF should take the system requirements into account.

### RECOMMENDED SOCKETS


Methode Electronics 213-052-602 Low Profile Surface Mount 68 pin carrier socket, AMP 821571-1 thru-hole 68 pin carrier socket.

**4.19**  
http://www.quickturn.com/ProdTech.htm  
E-mail: asic\_products@quickturn.com  
Tel/Phone: (619) 658-1495  
Fax: (619) 658-1756

**4.20**  
QIACON INC Incorporated, ASIC Products  
6152 Jack Boulevard, San Diego, CA 92121-2770 USA  
St. Louis Office: 6151 Rockwell, St. Louis, MO 63117-1300 USA  
St. Louis Products Data Book: St. 21127-A, K-97  
Data Subject to Change Without Notice.

<http://www.quickturn.com/ProdTech.htm>  
E-mail: asic\_products@quickturn.com  
Tel/Phone: (619) 658-1495  
Fax: (619) 658-1756

<http://www.quickturn.com/ProdTech.htm>  
E-mail: asic\_products@quickturn.com  
Tel/Phone: (619) 658-1495  
Fax: (619) 658-1756



#### PATENT REFERENCES


- 1.) U.S. Patent No. 4,905,177 - "High Resolution Phase to Sine Amplitude Conversion," QUALCOMM, Feb. 27, 1990.
- 2.) U.S. Patent No. 4,901,265 - "Pseudorandom Dither for Frequency Synthesis Noise," QUALCOMM, Feb. 13, 1990.



## 12-Bit, 100 MSPS D/A Converters

### AD9712B/AD9713B

#### FUNCTIONAL BLOCK DIAGRAM



#### FEATURES

100 MSPS Update Rate  
ECL/TTL Compatibility  
SFDR @ 1 MHz: 70 dBc

Low Glitch Impulse: 28 pV·s

Fast Settling: 27 ns

Low Power: 725 mW

1/2 LSB DNL (B Grade)

40 MHz Multiplying Bandwidth

#### APPLICATIONS

- ATE
- Signal Reconstruction
- Arbitrary Waveform Generators
- Digital Synthesizers
- Signal Generators

**GENERAL DESCRIPTION**  
The AD9712B and AD9713B D/A converters are replacements for the AD9712 and AD9713 units which offer improved ac and dc performance. Like their predecessors, they are 12-bit, high speed digital-to-analog converters fabricated in an advanced oxide isolated bipolar process. The AD9712B is an ECL-compatible device featuring update rates of 100 MSPS minimum; the TTL-compatible AD9713B will update at 80 MSPS minimum.

Designed for direct digital synthesis, waveform reconstruction, and high resolution imaging applications, both devices feature low glitch impulse of 28 pV·s and fast settling times of 27 ns. Both units are characterized for dynamic performance and have excellent harmonic suppression.

The AD9712B and AD9713B are available in 28-pin plastic DIPs and PLCCs, with an operating temperature range of -25°C to +85°C. Both are also available for extended temperature ranges of -55°C to +125°C in leadless and 28-pin LCC packages.

## AD9712B/AD9713B—SPECIFICATIONS

$I_{V_S} = -5.2 \text{ V}$ ,  $V_S = +5 \text{ V}$  (AD9713B only); Reference Voltage = -1.2 V;

$R_{SI} = 7.5 \text{ k}\Omega$ ,  $V_{DD} = 0 \text{ V}$  (virtual ground); unless otherwise noted

### ELECTRICAL CHARACTERISTICS

Parameter (Conditions)	Temp	Test Level	AD9712B/AD9713B	AD9712B/AD9713B	AD9712B/AD9713B	AD9712B/AD9713B	AD9712B/AD9713B	AD9712B/AD9713B
			Min	Typ	Max	Min	Typ	Max
RESOLUTION		12	12	12	12	12	12	12
DC ACCURACY	+25°C	1	-4.25	1.0	-1.25	0.75	0.5	-0.75
Differential Nonlinearity	Full	V	2.0	1.5	1.0	1.5	2.0	1.0
Integral Nonlinearity	+25°C	1	1.5	1.0	1.0	0.75	1.0	1.5
( $\ell$ Best Fit Straight Line)	Full	V	2.0	1.75	1.75	1.75	2.0	1.75
Parameter (Conditions)		Temp	Test Level	AD9712B	All Grades	AD9712B	All Grades	AD9712B
INITIAL OFFSET ERROR	+25°C	1	0.5	2.5	0.5	2.5	0.5	2.5
Zero-Scale Offset Error	Full	V	5.0	5.0	5.0	5.0	5.0	5.0
Full Scale Gain Error <sup>1</sup>	+25°C	1	1.0	5	1.0	5	1.0	5
Offset Drift Coefficient	Full	V	0.01	0.01	0.01	0.01	0.01	0.01
REFERENCE CONTROL AMP	+25°C	1	1.14	1.18	1.22	1.14	1.18	1.22
Internal Reference Voltage	Full	V	1.12	1.24	1.30	1.12	1.24	1.30
Internal Reference Voltage Delti	Full	V	50	50	50	50	50	50
Internal Reference Output Current	+25°C	1	30	56	50	30	50	50
Amplifier Input Impedance	+25°C	1	300	300	300	300	300	300
Amplifier Bandwidth	+25°C	1	300	300	300	300	300	300
REFERENCE INPUT <sup>2</sup>	+25°C	1	3	3	3	3	3	3
Reference Input Impedance	+25°C	1	10	10	10	10	10	10
Reference Multiplying Bandwidth <sup>3</sup>	+25°C	1	10	10	10	10	10	10
DYNAMIC PHASE ALIGNMENT	+25°C	V	20.48	20.48	20.48	20.48	20.48	20.48
Full-Scale Output Current <sup>4</sup>	+25°C	V	1.2	2	2	1.2	2	2
Output Compliance Range	+25°C	V	2.0	2.5	3.0	2.0	2.5	3.0
Output Resistance <sup>5</sup>	+25°C	V	1.5	1.5	1.5	1.5	1.5	1.5
Output Capacitance	+25°C	V	100	110	100	80	100	80
Output Update Rate <sup>6</sup>	+25°C	V	27	27	27	27	27	27
Output Settling Time ( $t_{FS}$ ) <sup>7</sup>	+25°C	V	6	6	6	7	7	7
Output Propagation Delay ( $t_{PD}$ ) <sup>7</sup>	+25°C	V	28	28	28	28	28	28
Clk Rise Time <sup>8</sup>	+25°C	V	2	2	2	2	2	2
Output Fall Time <sup>8</sup>	+25°C	V	2	2	2	2	2	2
DIGITAL INPUTS								
Logic "1" Voltage	Full	V	-1.0	0.8	2.0	2.0	2.0	2.0
Logic "0" Voltage	Full	V	1.0	1.7	1.5	2.0	2.0	2.0
Logic "1" Current	Full	V	2.0	2.5	3.0	2.0	2.5	3.0
Logic "0" Current	Full	V	1.5	1.5	1.5	1.5	1.5	1.5
Input Capacitance	+25°C	V	100	110	100	80	100	80
Input Setup Time ( $t_{SS}$ ) <sup>9</sup>	+25°C	V	0.5	0.2	0.5	0.5	0.5	0.5
Input Hold Time ( $t_{HD}$ ) <sup>10</sup>	+25°C	V	0.8	0.8	0.8	0.8	0.8	0.8
Launch Pulse Width ( $t_{LPW}$ ) (LOW)	+25°C	V	2.0	1.2	1.2	2.0	1.2	2.0
(Transparent)	Full	V	2.5	1.7	1.7	2.5	1.7	2.5
AC LINEARITY <sup>11</sup> :								
Spurious-Free Dynamic Range (SFDR)	+25°C	V	75	75	75	75	75	75
1.23 MHz, 10 MSFS, 2 MHz Span	+25°C	V	72	72	72	72	72	72
5.055 MHz, 20 MSFS, 2 MHz Span	+25°C	V	68	68	68	68	68	68
10.1 MHz, 50 MSFS, 2 MHz Span	+25°C	V	68	68	68	68	68	68
16 MHz, 40 MSFS, 10 MHz Span	+25°C	V	68	68	68	68	68	68

## AD9712B/AD9713B

## AD9712B/AD9713B

		AD9712B All Grades Typ	Test Level	Min	Max	AD9713B All Grades Typ	Min	Max	Units
POWER SUPPLY <sup>1</sup> :									
Positive Supply Current ( $\pm 5.0$ V)	+25°C, Full	1 V	1.40	178	145	6 mA	12 mA	14 mA	mA
Negative Supply Current ( $\pm 2.5$ V) <sup>2</sup>	+25°C, Full	1 V	1.83	183	188	184 mA	188 mA	188 mA	mA
Nominal Power Dissipation	+25°C, +25 °C	30 V	72.8	78.4	.30	100 µW	100 µW	100 µW	µW
Power Supply Rejection Ratio (PSRR) <sup>3</sup>	+25 °C	1 V							

### NOTES

<sup>1</sup> Measured as error in ratio of full-scale current to current through  $R_{\text{fb}}$  (100  $\mu$ A nominal), ratio is nominally 128.

<sup>2</sup> Full-scale variations among devices are higher when driving REFERENCE INPUT1 directly.

<sup>3</sup> Frequency at which the gain is flat  $\pm 0.5$  dB,  $R_{\text{fb}} = 50 \Omega$ , 50% modulation at midscale.

Based on  $I_{\text{PS}} = 128 (\text{V}_{\text{DD}} - \text{V}_{\text{SS}})/R_{\text{fb}}$  when using internal amplifier.

<sup>4</sup> Data registered into DAC accurately at this rate; shown on graph setting to 12 bit accuracy.

<sup>5</sup> Measured as voltage settling at moderate transition to  $\pm 0.024%$ ;  $R_{\text{fb}} = 50 \Omega$ .

<sup>6</sup> Measured as the time between the 50% point of the falling edge of LATCHABLE and the point where the output signal has left a 1 LSB error band around its previous value.

<sup>7</sup> Peak glitch impulse is measured as the largest area under a single positive or negative transient.

<sup>8</sup> Measured with  $R_{\text{fb}} = 50 \Omega$  and DAC operating in latched mode.

<sup>9</sup> Data must remain stable for specified time prior to falling edge of LATCHABLE signal.

<sup>10</sup> Data must remain stable for specified time after rising edge of LATCHABLE signal.

<sup>11</sup> SFDR is defined as the difference in signal levels between the fundamental and lowest cross spurious frequencies in the output spectrum window, which is centered at the fundamental frequency and covers four octaves of span.

<sup>12</sup> Supply voltages should remain stable within  $\pm 5\%$  for normal operation.

<sup>13</sup> Measured at  $\pm 5\%$  of  $\text{V}_{\text{DD}}$  (37 mV on Analog  $\text{V}_{\text{DD}}$ ).

<sup>14</sup> Measured at  $\pm 5\%$  of  $\text{V}_{\text{SS}}$  (AD9712B or AD9713B) using external reference.

<sup>15</sup> Specifications subject to change without notice.

### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

Positive Supply Voltage ( $+\text{V}_{\text{DD}}$ ) (AD9713B Only) .....  $-6$  V

Negative Supply Voltage ( $-\text{V}_{\text{SS}}$ ) .....  $-7$  V

0.5 V

Positive Digital Ground Voltage Differential ..... 0.5 V

Analog-to-Digital Ground Voltage Differential (D<sub>1</sub>-D<sub>2</sub>, LATCH ENABLE) ..... 0 V to  $-\text{V}_{\text{SS}}$

AD9712B ..... 0 V to  $-\text{V}_{\text{SS}}$

AD9713B ..... 0 V to  $-\text{V}_{\text{SS}}$

Internal Reference Output Current .....  $-500 \mu\text{A}$

Control Amplifier Input Voltage Range ..... 0 V to  $+4$  V

Control Amplifier Output Current .....  $\pm 2.5$  mA

Reference Input Voltage Range (V<sub>REF</sub>) ..... 0 V to  $-\text{V}_{\text{SS}}$

Analog Output Current ..... 30 mA

Operating Temperature Range

AD9712B/AD9713B/AD9713BSE/SQ/TET/Q .....  $-25^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$

Maximum Junction Temperature<sup>2</sup> .....  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$

AD9712B/AD9713B/AD9713BSE/SQ/TET/Q .....  $+150^{\circ}\text{C}$

AD9712B/AD9713BSE/SQ/TET/Q .....  $+175^{\circ}\text{C}$

Lead Temperature (Soldering, 10 sec) .....  $+300^{\circ}\text{C}$

Storage Temperature Range .....  $-65^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$

### NOTES

<sup>1</sup> Absolute maximum ratings are limiting values to be applied individually, and beyond which the severability of the circuit may be impaired. Functional capability is not necessarily implied. Exposure to absolute maximum rating conditions for an extended period of time may affect device reliability.

<sup>2</sup> Typical thermal impedances with parts soldered in place, 28-pin plastic DIP,  $\theta_{\text{JA}} = 37^{\circ}\text{C/W}$ ,  $\theta_{\text{JC}} = 10^{\circ}\text{C/W}$ ,  $\text{I}_{\text{CC}} = 44\text{ mA}/\text{V}$ ,  $\theta_{\text{IC}} = 41^{\circ}\text{C/W}$ ,  $\theta_{\text{OC}} = 13^{\circ}\text{C/AW}$ ,  $\text{N} = 100$  air flow.

### EXPLANATION OF TEST LEVELS

Test Level I ..... 100% production tested.

II ..... 100% production tested at  $+25^{\circ}\text{C}$ , and sample tested at specified temperatures.

III ..... Sample tested only.


IV ..... Parameter is guaranteed by design and characterization testing.

V ..... Parameter is a typical value only. All devices are 100% tested at  $+25^{\circ}\text{C}$ , 100% production tested at temperature extremes for extended temperature devices; sample tested at temperature extremes for commercial/industrial devices.

## PIN DESCRIPTIONS

Parameter (Conditions)	Pin	Name	Function
POWER SUPPLY <sup>1</sup> :	1-10	D <sub>2</sub> -D <sub>11</sub>	16 bits of twelve-bit digital input word.
Positive Supply Current ( $\pm 5.0$ V)	11	D <sub>12</sub> (LSB)	Least Significant Bit (1LSB) of digital input word.
Negative Supply Current ( $\pm 2.5$ V) <sup>4</sup>			
Nominal Power Dissipation			
Power Supply Rejection Ratio (PSRR) <sup>5</sup>			

## PIN CONFIGURATIONS



## AD9712B/AD9713B

**DIE LAYOUT AND METALIZATION INFORMATION**

Pad Dimensions	220 × 196 × 15 ( $\pm 2$ ) mils
Pad Dimensions	4 × 14 mils
Metallization	Aluminum
Backing	None
Substrate Potential	-V <sub>S</sub>
Passivation	Nitride


The AD9712B employs single-ended ECL-compatible inputs for data inputs D<sub>1</sub>-D<sub>12</sub> and LATCH ENABLE.<sup>1</sup> The internal ECL midpoint reference is designed to match 10K ECL device thresholds. On the AD9713B, a TTL translator is added at each input; with this exception, the AD9712B and AD9713B are identical.

In the Decoder/Driver section the four MSBs (D<sub>1</sub>-D<sub>4</sub>) are decoded to 15 "thermometer code" lines. An equalizing delay is included for the eight least significant bits (LSPS) and LATCH ENABLE. This delay minimizes data skew, and data setup and hold times at the latch inputs; this is important when operating the latches in the transparent mode. Without the delay, skew caused by the decoding circuits would degrade glitch impulse.

The latches operate in their transparent mode when LATCH ENABLE (Pin 26) is at logic level "0." The latches should be used to synchronize data to the current switches by applying a narrow LATCH ENABLE pulse with proper data setup and hold times as shown in the Timing Diagram. An external latch at each data input, clocked out of phase with the Latch Enable, operates the AD9712B/AD9713B in a master slave (edge-triggered) mode. This is the optimum way to operate the DAC because data is always stable at the DAC input. An external latch eases timing constraints when using the converter.

Although the AD9712B/AD9713B chip is designed to provide isolation from digital inputs to the outputs, some coupling of digital transitions is inevitable, especially with TTL or CMOS inputs applied to the AD9713B. Digital feedthrough can be reduced by forming a low-pass filter using a 200Ω series resistor in series with the capacitance of each digital input; this rolls off the slew rate of the digital inputs.

As shown in the functional block diagram, the internal bandgap reference, control amplifier, and reference input are pinned out for maximum user flexibility when setting the reference. When using the internal reference, REFERENCE OUT (Pin 20) should be connected to CONTROL AMP IN (Pin 19). CONTROL AMP OUT (Pin 18) should be connected to REFERENCE IN (Pin 17) through a 20Ω resistor. A 0.1μF ceramic capacitor from Pin 17 to -V<sub>S</sub> (Pin 15) improves settling by decoupling switching noise from the current sink base line. A reference current cell provides feedback to the control amp by sinking current through R<sub>SET</sub> (Pin 24).



## THEORY AND APPLICATIONS

The AD9712B and AD9713B high speed digital-to-analog converters utilize Most Significant Bit (MSB) decoding and segmentation techniques to reduce glitch impulse and maintain 12-bit linearity without trimming.

As shown in the functional block diagram, the design is based on four main subsections: the Decoder/Driver circuits, the Transparent Latches, the Switch Network, and the Control Amplifier. An internal bandgap reference is also included to allow operation with a minimum of external components.

Full-scale output current is determined by CONTROL AMP IN and R<sub>SET</sub>, according to the equation:

$$I_{C7} (FS) = ((C_7N)R_{C7} \cdot I_{REF}) \times 128$$

The internal reference is nominally 1.18 V with a tolerance of  $\pm 3.5\%$  and typical drift over temperature of 50 ppm/C. If greater accuracy or better temperature stability is required, an external reference can be utilized. The AD589 reference shown in Figure 1 features  $\pm 10$  ppm/C drift over temperatures from 0°C to +70°C.





Figure 1. Use of AD589 as External Reference

Two modes of multiplying operation are possible with the AD9712B/AD9713B. Signals with small signal bandwidths up to 300 kHz and input swings of 100 mV or dc signals from -0.6 V to -1.2 V can be applied to the CONTROL AMP input as shown in Figure 2. Because the control amplifier is internally compensated, the 0.1 μF capacitor at Pin 17 can be reduced to 0.01 μF to maximize the multiplying bandwidth. However, it should be noted that settling time for changes to the digital inputs will be degraded.

As shown in the functional block diagram, the internal bandgap reference, control amplifier, and reference input are pinned out for maximum user flexibility when setting the reference.

When using the internal reference, REFERENCE OUT (Pin 20) should be connected to CONTROL AMP IN (Pin 19). CONTROL AMP OUT (Pin 18) should be connected to REFERENCE IN (Pin 17) through a 20Ω resistor. A 0.1μF ceramic capacitor from Pin 17 to -V<sub>S</sub> (Pin 15) improves settling by decoupling switching noise from the current sink base line. A reference current cell provides feedback to the control amp by sinking current through R<sub>SET</sub> (Pin 24).



Timing Diagram

The REFERENCE IN pin can also be driven directly for wider bandwidth multiplying operation. The analog signal for this mode of operation must have a signal swing in the range of 3.75 V to 4.25 V. This can be implemented by capacitively coupling to REFERENCE IN a signal with a dc bias of 3.75 V to -4.25 V, as shown in Figure 3; or by driving REFERENCE IN with a low impedance op amp whose signal swing is limited to the stated range.

**Outputs**  
As indicated earlier, D<sub>1</sub>-D<sub>4</sub> (four MSBs) are decoded and drive 15 discrete current sinks, D<sub>5</sub> and D<sub>6</sub> are binary weighted, and D<sub>7</sub>-D<sub>12</sub> are applied to the R-2R network. This segmented architecture reduces frequency domain errors due to glitch impulse.




Figure 3. Wideband Multiplying Circuit

The Switch Network provides complementary current outputs I<sub>O1</sub> and I<sub>O2</sub>. These current outputs are based on statistical current source matching which provides 12-bit linearity without trim. Current is steered to either I<sub>O1</sub> or I<sub>O2</sub> in proportion to the digital input code. The sum of the two currents is always equal to the full-scale output current minus one LSB. The current output can be converted to a voltage by resistive loading as shown in Figure 4. Both I<sub>O1</sub> and I<sub>O2</sub> should be loaded equally for best overall performance. The voltage which is developed is the product of the output current and the value of the load resistor.




Figure 2. Low Frequency Multiplying Circuit

AD9712B/AD9713B

DAC current across feedback resistor  $R_{FB}$  determines the AD9617 output swing. A current divider formed by  $R_{FB}$  and  $R_{PF}$  limits the current used in the I-to-V conversion, and provides an output voltage swing within the specifications of the AD9617. Current through  $R_{FB}$  provides dc offset at the output of the AD9617. Adjusting the value of  $R_{FB}$  adjusts the value of offset current. This offset current is based on the reference of the AD9712B/AD9713B to avoid coupling noise into the output signal.

Power and Grounding

in maintaining low noise on power supplies and ground is critical to obtaining optimum results with the AD79712B or AD9713B. C<sub>5</sub> is most often used in circuits which are predominantly digital. To preserve 12 bit performance, especially at conversion speeds up to 100 MSps, special precautions are necessary for the power supplies and grounding.

Finally, the DAC should have a separate analog ground plane. All ground pins of the DAC, as well as reference and analog input components, should be tied directly to this analog ground plane. The DAC's ground plane should be connected to the system ground plane at a single point.


Inverted socket assemblies should be avoided even when inverting circuits with the AD9712B or AD9713B. When a DAC cannot be directly soldered into the board, individual connectors such as AMP #6-3530808-0 (knock-out end), or AMP #6-3530808-3 (open end) should be used. These have much effect on inter-lead capacitance than do molded assemblies.

S Applications

digitally controlled oscillators (NCOs) are digital devices which generate samples of a sine wave. When the NCO is combined with a high performance D/A converter (DAC), the combination system is referred to as a Direct Digital Synthesizer (DDS).

The digital samples generated by the NCO are reconstructed by the DAC and the resulting sine wave is usable in any system which requires stable, spectrally pure, frequency-agile reference. The DAC is often the limiting factor in DDS applications, since it is the only analog function in the circuit. The AD9711/AD9713 D/A converters offer the highest level of performance available for DDS applications.

linearity errors of a DAC are the dominant effect in low-frequency applications and can affect both noise and harmonic distortion in the output waveform. Differential Nonlinearity (DNL) errors determine the quantization error between adjacent codes, while Integral Nonlinearity (INL) is a measure of closely the overall transfer function of the DAC compares with an ideal device. Together, these errors establish the limits of ideal code and amplitude accuracy in the output waveform.



**Figure 1** Horizontal Positioning Legend (continued)

**Figure 4.** Typical resistive load connection in operational amplifier can also be used to perform the 1 to V conversion of the DAC output. Figure 5 shows an example of a circuit which uses the AD9617, a high speed, current feedback




Figure 5. 100% conversion / Ising Current Feedback

**Figure 6. Direct Digital**


When the analog frequency ( $f_a$ ) is exactly  $k_f/N$  and  $N$  is an even integer, the DDS continually uses a small subset of the available DAC codes. The converter is effectively the DAC. The error of the codes used and is typically worse than the error measured against all DAC codes. This increase in  $DN_r$  is translated into higher harmonic and noise levels at the output.

Glitch impulse, often considered a figure of merit in DDS applications, is simply the initial transient response of the DAC as it moves between two output levels. This nonlinearity is minimized by using the on-board registers of the AD9712B/AD9713B converters (see Digital Inputs/Timing section). The majority of the glitch impulse, shown below, is produced as the current in the Z-R-ZL ladder network settles, and is fairly constant over the full scale range of the DAC. The fast transients which form the


While it is difficult to predict the effects of glitch on the output waveform, slew rate limitations translate directly into harmonics. This makes slew rate the dominant effect in ac linearity of the DAC. Applications in which the ratio of analog frequency ( $f_a$ ) to clock frequency ( $f_c$ ) is relatively high will benefit from the high slew rate and low output capacitance of the AD9712B; AD9713B devices.

Another concern in DDS applications is the presence of aliased harmonics in the output spectrum. Aliased harmonics appear as spurs in the output spectrum at frequencies which are determined by the sampling clock frequency.


The effects of three spurs are most easily observed in applications where  $f_A$  is nearly equal to an integer fraction of the clock rate. This condition causes the digital harmonics to fall near the fundamental output frequency (see Performance Curves).



*Figure 6. Direct Digital Synthesizer Block Diagram*



*Figure 7. AD9712B/AD9713B Glitch Impulse*



*Figure 8. Rise and Fall Characteristics*

### AD9712B/AD9713B




Figure 9a.




Figure 9b.




Figure 9c.

Figure 9. Typical Spectral Performance

### AD9712B/AD9713B




Figure 10a.




Figure 10b.




Figure 10c.

Figure 10. Typical Spectral Performance




Figure 10d.






Figure 10e.

## AD9712B/AD9713B



R2R DAC (for 6 LSBS)




Output Circuit  
Figure 11. Equivalent Circuit


## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm)


28-Pin Plastic Leaded Chip Carrier (Suffix P)




28-Pin Plastic DIP (Suffix N)



28-Pin Cardip (Suffix Q)




28-Pin PLCC Package (Suffix F)





## **Annex 5.**

**The Dual Quadrature Direct Digital Synthesizer module front panel.**



## **Annex 6.**

**The Printed Circuit Board component view.**



ECP/PE

PS 680-3130-050	DESS	DATE	DECODE A	Nbre de couche : 1
	STEERENBERG_R			Ep. du cuivre : 35µ
	LOPEZ_N			Ep. du circuit : 1,6
	CEGELEC	04 II 1999		Matiere du CI : EPOXY

SERIGRAPHIE C-SID