

The new fast general function generator
(GFAD)
and its software development environment

by Jean Philippe and Maurizio Greco

4 MODES DE FONCTIONNEMENT

Interrup
de chargement
FL = IRQ6

∅ Autotest no external timing or strobe

1 MANLOCAL besoin le jamma avant { 1-16 }
(INIT-EOC) - sans PLS - } finit.

non PPM

2 MAN RUN EXT STR (INIT-EOC-EXT STR) - 15ms avant INIT
comme parmi les 17 fonctions chargé par l'éditor

3 MAN RUN EOC STR même chose - EOC (synchro) fait IRQ6

PPM

4 PLS HPLS mode PPM - (PLS + INIT + EOC)

5 PLS EXT STR comme ci-dessus mais asynchrone.

PPM

6 RTL INT STR real time avec une fonction A - ayant un
niveau inh. 5.1

7 RTL EXT STR une font B - et un strobe déterminé par une variable.

PPM

8 PPLS INT STR gnerés par le processeur VME -

9 PPLS EXT STR idem

GFAD

Histoire
de la
création

pour avoir
Histoire les
plus complètes
Sont les meilleurs

Rappel

- 1) GFA actuel et son environnement
- 2) présentation faite il y a 2 ans


→ problèmes de maintenance
→ boîte noire


Software fait par
H-LARSEN ; contrôle fait
par RS232 avec un
Interch)

attente [de l'environnement VME,
des works Station
du Réseau Ethernet etc

→ impossibilité de tester complètement le
GFAD sans un software complet et facile
à manipuler [édition
modification des auto tests
des différents modes de
fonctionnement

- 3) ce GFA veut couvrir tous les besoins divisionnels -





④ LE "Feuille ton" GFA (1984-1991)

⑤ Son HISTOIRE

1974

"sortie" du GFA "OLD"

1984

premières discussions

1986

spécifications pour un nouveau GFA

1988

essai d'un prototype en version VME

1990-91

finalisation et
software VME du
GFAD "NEW"

⑥ Son HISTORIQUE

- donnera sur plusieurs cycles
le secret de la "boîte noire".


6 DIAGNOSTIQUE ET MAINTENANCE

Verification temps réel

Pour chaque fonction, à chaque cycle
Les données caractérisant une fonction
(impulsions, trains, n° fonction, ligne
PLS) sont mémorisées.

Acquisition

Les données digitales de chaque fonction
présentées à l'entrée du DAC sont
acquises et mémorisées en mode EOV
ou Zoom ou mixte.



EOV : valeur de
l'amplitude en
Fin de vecteur

Zoom Point de
départ
et freq. échantill.

Historique

Les données "Temporelles" concernant
chaque fonction peuvent être mémorisées
pendant 256 cycles en mode FIFO

4-1 CONTROLE

FL = IRQ6

-	AUTOTEST	0
-	MAN LOCAL	1
-	MAN REM EXT STR	2
-	MAN REM EOC DEL	3
-	PLS HPLS	4
-	PLS EXT STR	5
-	RTL INT STR	6
-	RTL EXT STR	7
-	PPLS INT STR	8
-	PPLS EXT STR	9

Tous modes
en SIM.4-2 ACQUISITION


PCQ = IRQ4

- EOV
- ZOOM

5 HORLOGE ET SYNCHRONISATION.


- HORLOGE INTERNE 8MHz
- Trains VIF } 250ns, 1.25 μ s, 12.5 μ s, 125 μ s
- VIA } 1.25 ms, EXT.
- Trains EXT et IMPULSIONS synchronisés
- Changement de train entre 2 vecteurs : 125ns.
- Remise à zéro des compteurs entre 2 vecteurs
- Mise à la valeur INITIALE en 2 steps de 250ns.

4.3 Diagramme des temps



exemple de temps
pour le mode 4 : PLS HPLS

SYNOPTIQUE



2

CARACTERISTIQUES GENERALES

Contrôle par bus VME

Nombre de fonctions 16 + 1

Nombre de vecteurs par fonction : 1024

Nombre d'incréments par vecteur

minimum

1

maximum

65535

Durée d'un vecteur

minimum 250 ns

maximum interne

1,25 ms

externe

Ext. CLOCK

Pente d'un vecteur

minimum $\approx 2^{-15}$ et ϕ

maximum $\approx 2^{14}$

Sortie analogique

DAC 16 bits $\pm 10V$

Sortie SAS

avec indication de simulation

Sortie Digitale

isolation par optocoupleurs

16 bits + strobe

INITIALISATION et test du GFA

à la mise sous tension

Possibilités de stop interne

(vecteurs longue durée)

1

PRESENTATION DU MODULE

A.1 Mécanique

- module VME 2 unités de large
- Carte TSVME 431 de THOMSON (THEMIS)
- Processeur 68070 (10MHz)
- Contrôle par bus VME
- Carte fille : mémoires RAM + FIFO's
- Carte GENE : Traitement PLS et génération
- Carte Digital-analog output

A.2 Impulsions


-
-
- Ext START
- RESET
- PLS Strobe

A.

- PLS
 - Ext CLOCK 1
 - Ext CLOCK 2
- } Freq. MAX : 4 MHz

A.4 Sorties

- Analogue (LEMO 2 pins isolée)
- Digitale (16 bits + strobe)
- SOS




Bus
VME

GFAD

HANDLE
80388 CO 306 - 4

RAPPEL GFA Actual



DIVERS

INTEGRATION


- Carte Generation utilisant des EPLD's
(EP 310 , EP 600)

- exemple

PRIX.


environ 3500 SF.

PARTIE "SOFT"



Mauricio
GRECO

who? { programmes d'application
 who? { edition
 maintenance et



G F A D

1 - PRESENTATION DU MODULE

- mécanique
- Impulsions
- Trains
- Sorties

2 - CARACTERISTIQUES GENERALES

3 - SYNOPTIQUE

4 - MODES DE FONCTIONNEMENT

- Contrôle
- Acquisition
- Diagramme des temps.

5 - HORLOGE ET SYNCHRONISATION

- Trains internes
- Changement de train
- Vecteur INIT

6 - DIAGNOSTIQUE ET MAINTENANCE

- VERIFICATION temps réel
- Acquisition
- Historique

7 - DIVERS

- Intégration
- PRIX
- Partie "SOFT"

GFAD SOFTWARE

- 1) INSTALL OF OS9 IN TEKDIS CARD TSVME431
- 2) OS9 MODULE "STARTUP"
 - Architecture
 - Communication via BUS VME
 - Memory Map
- 3) TEST PROGRAM FOR GFAD

GFAD SOFTWARE DEVELOPMENT

- 1) HARDWARE ARCHITECTURE
- 2) DEVELOPMENT SYSTEM SOFTWARE
- 3) PROGRAM DEBUGGER (FINAL) EPROMs

WHY OS9 ?

This was chosen to avoid to write a specific monitor and driver for the serial port.

It has also given the possibility to write in C the exception routines to manage the interrupts level four and six:

- F\$IRQ OS9 System State System Call
It installs an IRQ service routine into the system polling table.

DEBUGGER facilities.

REMARK: The Debugger is not a symbolic debugger it means that we need to produce also the assembler code generated from the compiler.

```

* ===== *
* File /userb/gfad/os9/connect_isr.a
*
* This is intended to provide a way to connect an ISR
* without any device descriptor to a main C program.
* The called ISR will be written in C.
*
* Take care: the main program has to execute in SV mode
*             and the corresponding system attribute must
*             be set at link-edit
*
* The called ISR will execute with the system stack, but
* will share its global variables with the calling program
* ===== *
      psect    connect_isr,0,0,0,0,0

* ===== *
* Provide C callable function to connect an ISR:
* int connect_isr(procfunc,vector)
* int (*procfunc) ();
* int vector;
* ===== *

connect_isr:
      movem.l  a2-a3,-(a7) save registers

      movea.l  d0,a3           : a3 = port address (will carry
      move.l   d1,d0           : d0 = MC680x0 vector number
      moveq    #0,d1          : d1 = prior (we do not handle
      movea.l  a6,a2           : a2 = global variables pointer
      lea      isr_entry(PC),a0 : a0 = true ISR entry point
      OS9     F$IRQ
      bcs.s    ce_1
      moveq    #0,d1
ce_1   move.l   d1,d0           : return F$IRQ error as function
      movem.l  (a7)+,a2-a3
      rts

* ===== *
* Main ISR entry point
* ===== *
* System does gives back the hand here with following registers
* a2 = F$IRQ request a2
* a3 = a3
* a6 = system global variables pointer
* a7 = system stack pointer (!!!! limited to 1 Kb !!!!!)
*
isr_entry
      link     a5,#0
      movem.l  d0-d7/a0-a6,-(a7) : save all registers

      movea.l  a2,a6           : call specified routine
      jsr     (a3)

      movem.l  (a7)+,d0-d7/a0-a6 : restore all registers
      unlk    a5               : exit
      rts

      ends
      end

```

PROGRAM RUNNING IN THE GFAD: OS9 MODULE "STARTUP"

C PROGRAM NO MULTITASKING:

- one task in order to minimize the knowledge of os9 and the maintenance of the application itself (task at level 0)
- basically there is:
 - 1) one start_up sequence containing a selftest.
 - 2) one background program doing the communications.
 - 3) one function loading program, connected to the FL.
 - 4) one acquisition program, connected to the FACQ.

The Data is partly in the shared (between GFAD and VME CPU) or in User (only accessible by the GFAD processor) memory.


DATA STRUCTURE

There are 3 mail boxes for communication:

- 1) function area (to load a new function).
- 2) acquisition area (to acquire a generated function, containing also error message).
- 3) PLS RAM area (to load a new PLS pattern).

Other data have fixed addresses in the shared memory, they are accessed by both processors and are not named mailboxes, because the data is not moved to the user memory.

GFAD PROGRAM FLOW CHART



GFAD ADDRESS MAPPING: FINAL SYSTEM




Fig. 2.2: Mapping


TEST PROGRAM FOR THE GFAD MODULE

- RUN IN OS9 CRATE CONTROLLER


- FOLLOWS A FLAG PROTOCOL TO OPEN THE
BUS VME COMMUNICATION WITH THE GFAD
MODULE

- IMPLEMENT DIFFERENT FACILITIES TO HELP
IN GFAD TEST

- SOME ROUTINES DEVELOPPED, PROBABLY,
CAN BE HELPFUL FOR THE NEXT E.M.



GFAD SOFTWARE DEVELOPMENT ENVIRONMENT



GFAD DEVELOPMENT SYSTEM SOFTWARE

- 1) CROSS-SOFTWARE DEVELOPMENT IN VAX: Priam or VaxStation 3100
 - cc68 and l68 ---> module "startup"
 - Modification of TSVME431/OS9 Software distribution (Makefiles)
 - Develop of a few utilities:
 - recompile
 - a working fixmod required to force module owner = 0
 - Install a romsplit utility (it produces binary)

- 2) ftp TRANSFER TO CRATE CONTROLLER DISK
 - todsc - shell script for transferring files to DSC computer

- 3) USE THEMIS "DLOAD" UTILITY TO WRITE CODE (startup) INTO SHARED MEMORY AND SIGNAL END OF LOAD.
 - rsh dscps003 dload -a=70ff00 -d ./final/startup
 - sys type. d → Debugger . ce

GFAD ADDRESS MAPPING: DEVELOPMENT SYSTEM





Fig. 2.2 : Mapping

EPROM GENERATION

PACX LINE



- 1) MODIFY "systype.d" in /userb/gfad/T*/T*/DEFS
- 2) recompile in ~/T*/T*
- 3) C PRIAM VIA PACX LINE

binex debug.0 (rom.0)	-->	\$0000	even
binex debug.1 (rom.1)	-->	\$0000	odd
binex system.0 (final.0)	-->	\$2800 (\$C00)	even
binex system.1 (final.1)	-->	\$2800 (\$C00)	odd

II - PROCEDURE FOR APPLICATION DEVELOPMENT USING TSOFT1430 SOFTWARE

It is assumed that the user is in possession of a development system for writing the programs to govern his application. The development system should run with OS9 version 2.2, and be equipped with at least one serial port and one floppy drive. The development of an application involves the following stages:

┌1┐ Set up various hardware elements
(see chapter III)

┌2┐ Set up development system software
(see chapter III)

┌3┐ Program debugger EPROMs for installation on target system
(see chapter IV)

┌4┐ Generate application (containing minimum OS9 software) on development
system (see chapters V and VI)

┌5┐ Load application on target system and debug
(see chapter VI)

 /WHILE/ application fails to work correctly
 /THEN/ repeat stages 4 and 5
 /END WHILE/

┌6┐ Generate final system
(see chapter VII)

III - SETTING UP

3.1 - HARDWARE ARCHITECTURE REQUIRED

The required hardware architecture is shown below:




Figure 3.1 : Hardware architecture required for application development

A special debugger command (tm) switches the target system over to transparent mode, upon which the terminal will appear to be linked straight through to the development system.

This means that the same terminal can be used for dialogues with the development system or the target system. Programs are transferred between the two machines via the serial link.