



ICHEP 2022  
BOLOGNA



# Performance of the ATLAS New Small Wheels in Preparation for LHC Run-3 Data Taking


Liang Guan on behalf of the ATLAS Muon Spectrometer System

University of Michigan


(lguan@cern.ch)

ICHEP 2022 Bologna, Italy

09-07-2022





- Introduction: ATLAS New Small Wheel (NSW)
- NSW timeline
- Detector Status: HV, LV, Gas & DCS
- Readout and DAQ
- Commissioning runs with beam
- Trigger Commissioning
- Alignment
- Conclusions



# Introduction: ATLAS New Small Wheel


- ATLAS Muon New Small Wheel (NSW) Upgrade: Replace innermost Muon station in the forward region (Small Wheel) to improve LV1 trigger & maintain good tracking at End-cap towards HL-LHC runs with high background rates (up to 20 kHz/cm<sup>2</sup>).



Level-1 Muon trigger at End-cap with NSW after phase-I upgrade

NSW-- One detector for meeting both phase-I and phase-II upgrade goals:

- For offline muon construction: 15%  $p_T$  resolution at  $\sim 1$  TeV ( $\sim 100 \mu\text{m}$  spatial resolution per detector plane). 97% segment reconstruction efficiency for muon  $p_T > 10$  GeV.
- For online (Level-1) triggering: segments measurements with up to 1 mrad pointing accuracy (Phase-II requirement)



09-07-2022

Liang Guan





# Introduction: NSW Detector

- Two Novel Gaseous Detector Technologies Employed:

- Micromesh Gaseous Structure Detector, Micromegas (MMG)
  - Small-strip Thin Gap Chamber (STGC)



First time construction at very large scale!



Readout channels (25x old SW):

- MM: ~ 2.1 M
- sTGC: ~ 280 k (strip) + 46 k (pads) + 28 k (wires)

Detector area: ~2400 m<sup>2</sup>




- Both detector technologies provide precision trigger and tracking for muons in the ATLAS forward region.



# Introduction: NSW Electronics

Complexity: 55k ASICs + 5k Front-end cards!




On detector

In Service Carven

# NSW Timeline: 10+ years efforts!




TDR  
June 2013





MMG+sTGC detector integration  
Dec 2018




Side-A wheel completion  
July 2021      August 2021



Commissioning in  
ATLAS  
Now




Oct 2017




R&D and detector construction

Dec 2019



First sector installation on JD

Oct 2021



Side-C wheel completion

Expect NSW for new physics exploration in the next two decades!


This talk is more biased towards **preparation** than performances for Run 3 ...




## MMG Detector

- **HV:** ~1% channels observed with defects
  - Observed HV trips with ATLAS toroid magnet ramping -- MMG micro-particle polarization effect.

HV status - general



HV defects - breakdown




- **Gas:** Green light to use Ar:CO<sub>2</sub>:iC<sub>4</sub>H<sub>10</sub> (93:5:2) to improve detector HV stability. Gas flowing since the beginning of the year.

- **Cooling:** water cooling loops ON for all sectors all the time.

- **LV:** Constant on and being monitored. ~1% (13/1024) LV channel failures from Intermediate Power Conversion boards observed since installation and most (9) channels fixed.

## STGC Detector

- **HV:** < 2% channels observed with defects
  - Mostly known since surface commissioning.
  - 3 quadruplet layers have resistive behavior which could run with high current.



- **Gas:** Operational gas mixture CO<sub>2</sub>:n-pentane (55:45) flushing since March

Both detectors and service infrastructures are ready for RUN-3.






# NSW Detector Control System (DCS)



- NSW DCS system is responsible for the control and monitoring of:
  - Detector HV, Electronics LV
  - Electronics (GBT-SCA, FEAST, VMM)
  - MDM (T&B sensors)
  - VME&ATCA crates
  - Cooling and Gas, etc.


## NSW DCS Architecture



## DCS Rack in Service Carven



- NSW DCS operational at ATLAS control room and provides continuous support to the integration and commissioning since NSW installation.
- Recently, successful integration of NSW MMG & STGC DCS into ATLAS Muon Central DCS: **Milestone!**
- Gaining experiences for long term operations (state & status propagation, alarms). Continued development to support hardware changes, better user interface.




Inclusion of NSW DCS in the ATLAS DCS main panel





# NSW Level-1 Readout and DAQ

- NSW employs new generation DAQ developed for ATLAS Run-3: FELIX (Front End Link eXchange) system + software ROD (swROD). In addition, slow control via OPC servers.
- Extremely busy and tight schedule for DAQ (used for the first time at large-scale) commissioning: enormous efforts.
- Integration in the ATLAS TDAQ partition since May: from a few sectors to entire wheel.
- Progresses made to understand & solve issues:
  - filtering noisy GBT-SCA packets to keep FELIX/OPC server stable.
  - swROD parameter adjustment ...
- Participated ATLAS collisions and special runs (see next slides).
- Experience DAQ instabilities with Felix buffer filling and data link de-synchronization as more sectors included or at high (>10kHz) trigger rate.



## Inclusion of NSW in the ATLAS TDAQ

The screenshot shows the ATLAS TDAQ software interface. The 'RUN CONTROL STATE' is 'RUNNING'. The 'Run Information & Settings' section shows 'Run number: 424746', 'Run type: Physics', 'Super Master Key: 3075', 'LHC Clock Type: BCL', 'Recording: Enabled', 'Start time: 12 Jun 2022 11:02:01', and 'Total time: 1 h, 51 m, 50 s'. The 'Run Control' section shows a tree view of the DAQ system, with 'NSW' and its sub-segments highlighted in green. A red dashed circle highlights the 'NSW-MMG-EA-S04-Noise-ConfigApplication' and 'NSW-MMG-EA-S05-Noise-ConfigApplication' sub-segments.




- Many crucial calibrations required for the detector and DAQ operation: from optimization of Front-end analog circuits, correct time-in of detectors to ensuring electronics synchronization and data communication stabilities
  - VMM<sup>1</sup> ASIC: baseline, threshold, pulser, charge & time
    - <sup>1</sup> 64-channel mixed signal ASIC with charge amplifiers and ADCs for charge, time measurements
  - ROC ASIC<sup>2</sup>: internal phase - TTC & VMM data decoding
    - <sup>2</sup> Readout control ASIC distributes TTC signals and aggregate L0 data from 8 VMMs per Front-end Board
  - TDS<sup>3</sup> ASIC: strip charge, pad trigger, BCR sampling
    - <sup>3</sup> Trigger Data Serializer ASIC prepares and serializes trigger data and performs pad-strip matching for sTGC trigger purposes
  - GBTx<sup>4</sup>: elink (up to 320 Mbps) data sampling phase
    - <sup>4</sup> Gigabit transceiver for the transmission of readout, TTC and slow control data between Front-end and Back-end
  - GBT-SCA: slow control data sampling phase
    - <sup>5</sup> Slow control ASIC for the configuration of Front-end ASICs and the environmental monitoring of Front-end electronics
- Complicated calibration procedures as many clock/data phases are interconnected.
- Intensive work to develop and validate dedicated calibration methods for future automated calibrations by shifters during LHC inter-fills.




# Commission runs: Highlights



- Beam splashes from LHC (7 May 2022)



MMG hits seen timed-in with ATLAS trigger as the bunch blown up by the LHC collimator



- 900 GeV stable beam collisions (28 May 2022)






# Special run: Horizontal Muon Beam






- Horizontal muon beam for ATLAS TileCalo calibration on 2 June: scraping off bunches from both LHC beam 1&2 with TCT collimators
- Five NSW sectors joined the ATLAS combined run.
- sTGC sectors configured with conservative threshold and staggering BCID offsets per layer -- only one layer timed-in.
- Smooth data taking for sTGC up to 2kHz trigger rate and first time sTGC hits seen in the ATLAS even display!
- MM A10 registered nice segments before Felix buffer issues kicked in.

Horizontal muon run trigger from far-side TGC



~1.5h

First sTGC hits seen in the ATLAS event display!




MM segments angular distribution

sTGC strip cluster timing vs Luminosity block




# NSW Trigger Commissioning: sTGC

- Concept for sTGC participating Level-1 Trigger: pad coincidences (at NSW rim and on Pad Trigger Board) to define a smaller region of interest and select fast charge information from a band of strips for centroid reconstruction.




## sTGC Trigger Path




TDS: trigger data serialize ASIC for trigger data preparation, strip-pad match

- NSW-C sTGC successfully took data in self-trigger mode with 2x 3/4 pad coincidences during the LHC beam splashes run.



## Pad trigger occupancy during splashes






- Complete testing and validation of the full chain including pad-strip matching ongoing




# NSW Trigger Commissioning: MMG

- Concept for MMG participating Level-1 Trigger: reconstruct slopes pointing to IP based on addresses of earliest threshold-crossing strips among multiple layers.



- Progress-1:** One sector joined the beam splash run and Trigger Processor (TP) successfully reconstructed trigger candidates.
- Progress-2:** Success full trigger chain integration with End-cap Level-1 high-level trigger electronics (Sector Logic board).

End-cap SL observed segments from MMTP with pulsed pattern from Front-end electronics



```



0000 0000 0004 0400 0000 0004 0400 b57c 37
0000 0000 0004 0400 0000 0004 0400 b58c 38
0000 0000 0004 0400 0000 0004 0400 b59c 39
0000 0000 0004 0400 0000 0004 0400 b5ac 40
0000 0000 0004 0400 0000 0004 0400 b5bc 41
0000 0000 0004 0400 0000 0004 0400 b5cc 42
0000 019e 9200 0001 0192 9240 4001 b5dc 43
0000 0000 0004 0400 0000 0004 0400 b5ec 44
0000 0000 0004 0400 0000 0004 0400 b5fc 45
0000 0000 0004 0400 0000 0004 0400 b60c 46
    
```

- Segment merging and global synchronization integration with sTGC TP ongoing.




- An optical based alignment system installed and commissioned for tracking the movement, deformation of the NSW detectors.

## Alignment system for an NSW large sector



## Example of NSW MMG Z shifts measured by the alignment system




- NSW alignment well integrated with the rest End-cap alignment system. Routine production of stable detector position results.
- Detailed studies will follow to understand the detector movement and NSW alignment performance with offline tracks.



# Conclusions

- The **New Small Wheel upgrade: largest ATLAS phase-I upgrade project**. It aims at improving Level-1 muon trigger and tracking in the ATLAS forward region towards HL-LHC runs.
- NSW with two innovative sub-detectors, Micromegas (MMG) and small-strip Thin Gap Chambers (sTGC) fully commissioned and installed in the ATLAS cavern: **Milestone for ATLAS during LHC Long Shutdown 2**.
- Intense and continuous efforts to integrate NSW into ATLAS DAQ and time-in NSW detectors.
- Trigger integration made good progresses and activities expected to be staged and continued in parallel with ATLAS data-taking.
- **ATLAS Run-3 data taking officially started on 5<sup>th</sup> July with NSW!**










# Backup: HL-LHC Schedule




# Backup: NSW Trigger and Rates



- RUN-1 ATLAS Level-1 Muon Trigger in the End-cap region relied solely on segment measurements at the Big Wheel using Thin Gap Chambers.



Expected low  $p_T$  fake rejection with NSW



Simulated NSW rate at HL-LHC runs



# Backup: NSW Impact on Physics





Figure 1.3:  $p_T$  of the leading (left) and the next to leading (right) leptons, in the candidate events for the  $H \rightarrow WW^* \rightarrow \ell\nu\ell\nu$  channel. The Higgs signal is indicated by the red histogram.



CERN-LHCC-2013-006;  
ATLAS-TDR-020

Figure 1.7: Reconstructed  $\mu\mu$  mass in the simulated  $Z' \rightarrow \mu\mu$  events with three different levels of background realized by the data overlay technique. The black, blue and red histograms correspond to luminosity of  $0.3, 3$  and  $5 \times 10^{34} \text{ cm}^{-2} \text{ s}^{-1}$  respectively.







# Backup: NSW Trigger Primitives





Data format for 1 segment

Field	sTGC hit	MM hit	$\Delta\theta$ (mrad)	$\phi$ index	R index	Spare
#. of bits	2	2	5	6	8	1
Resolution:			1 mrad	20 mrad	0.005 ( $\eta$ )	


Segment pointing (points to  $\Delta\theta$ )  
Projection on BW RoI (points to  $\phi$  index and R index)




# Backup: Horizontal muon beam



# Backup: VMM3a ASIC




- 64 channels. 130nm CMOS
- Selectable sensitivity (0.5-16mV/fC) and peaking time (25-200ns)
- Three ADCs per channel
- Direct output per channel for triggering:
  - 6b ADC
  - Timing pulses: ToT, Time at peak etc.)
- Address in real time: output address for first threshold-crossing channel in an event
  - Embedded test pulse, DAC for threshold, charge and timing calibration
  - L0 data buffer and trigger matching logic for ATLAS readout







# Backup: ROC and TDS, ART ASICs



## ROC: Readout Controller ASIC



## sTGC TDS: Trigger Data Serializer




## MMG ART: Address in Real Time ASIC




# Backup: sTGC Front-end Electronics

pFEB



sFEB




Pad Trigger Board



Rim L1DDC




8x Router



# Backup: MMG Front-end Electronics

Location of MMFE8/L1DDC/ADDC on a MM sector (8 planes)

Spacer frame between two wedges




8 MMFE8, 1 L1DDC, 1 ADDC per plane per side






# Backup: NSW Trigger Processors

## NSW Trigger Processor Firmware Building blocks



Slow control + monitoring

## NSW Trigger Processor Blade with sTGC and MM TP mezzanine cards and RTM module




# Backup: ATLAS DAQ for RUN-3

## ATLAS DAQ and Level-1 Readout for RUN-3

ROD : ReadOut Driver,  
ROS : ReadOut System,  
HLT : High Level Trigger

**GBT** : synchronous serial protocol at 4.8 Gb/s  
**FM**: 8b/10b RX link at 9.6 Gb/s (Full Mode)



<https://cds.cern.ch/record/2766062>

