
Upgrade of the ATLAS Muon Drift Tube Front-end Electronics for HL-LHC Runs

X. Hu, University of Michigan

On behalf of the ATLAS Muon Collaboration



Outline



□ Introduction


- ATLAS MDT Detector
- MDT Electronics System

□ Frontend Electronic System Upgrade

- ASD
- TDC
- Mezzanine Card
- CSM

□ Integration Test Plan


□ Summary



Introduction


ATLAS Muon Spectrometer

- Muon triggering, identification & momentum measurement
- Resistive Plat Chambers (RPCs)/ Thin Gap Chambers (TGCs): primary trigger detectors
- Monitored Drift Tubes (MDTs)/ Cathode Strip Chambers (CSCs): precision trackers



MDT Detector Upgrade @ HL-LHC


- Improve Muon transverse momentum (pT) resolution at L0 triggering
 - pT selectivity of tracks for the trigger will be improved by integrating MDT info into L0 triggering
 - RPC and sMDT chambers will replace current MDT chambers (inner barrel) to allow for a 3-station RPC trigger
- Cope with high rates
 - MDT readout electronics system must be upgraded



MDT Electronics System


MDT Elx @ Current System

- MDT & Trigger. Chambers independently R/O
 - MDT readout only on L1 trigger → lower bandwidth
 - Trigger mode used at the Front-end




MDT Elx @ HL-LHC

- MDT data “sharpen” trigger decision
 - Find accurate p_T using ROI seed from trigger chambers and confirm/reject trigger hypothesis
 - Triggerless at FE and track fitting in the counting room → higher bandwidth



MDT Electronics System @ HL-LHC



- New triggerless operation
- Support higher readout bandwidth
- ~80k ASDs & ~22k TDCs will be produced

- Flexible handle both old/new Mezz.
- Fix latency & ~20Gbps bandwidth
- Will deliver 1188 boards

- Provide MDT trigger candidate to the global L0 trigger level
- Precision data readout
- Will deliver 64 ATCA cards

Outline



□ Introduction


- ATLAS MDT Detector
- MDT Electronics System

□ Frontend Electronic System Upgrade

- ASD
- TDC
- Mezzanine Card
- CSM

□ Integration Test Plan




□ Summary



Amplifier-Shaper-Discriminator ASIC

ASD Design

- 8-Chs ASD: GF 130nm CMOS process (7.6 mm²)
- 4 key parts
 - Pre-amplifier: charge-sensitive
 - Shaper: differential amplification (DA1-DA3)
 - Wilkinson ADC & Discriminator
 - Output Driver





Optical photo of ASD ASIC

Diagram of one ASD Channel

Amplifier-Shaper-Discriminator ASIC

ASD Project Status

- Detailed studies performed and no design problems found
- Test of the ASD up to 1 Mrad and checked chip behaviors for current, peak time, pulse shape etc before and after the irradiation
- Also studied ASD performance at GIF++ with 150 GeV muon beam



Time-Digital-Converter ASIC

TDC Design

- 24 CHs input, 2 CHs outputs (320Mbps)
- 4 key parts
 - ePLL (extended Phase-locked loop)
 - Timing circuit: fine + coarse time (0.78ns bin)
 - TDC logic
 - Trigger-less + Trigger mode
 - New output protocol
 - High speed interface
 - Interface: serial output, configuration, clocks...

No. of channels	24
Least time count	0.78 ns
Dynamic range	17 bits (102.4 μ s)
Integral non-linearity	± 40 ps
Differential non-linearity	± 40 ps
Double hit resolution	<10 ns
Input clock frequency	40 MHz
Max. recommended hit rate	400 kHz per channel
Edge/pair time measurements	Configurable
Output data rate	Configurable: 80 Mbps one line, 160/320 Mbps two lines
Triggerless/trigger modes	Configurable
Triggerless: Latency	<500 ns at 400 kHz per tube
Trigger: Buffer sizes	Hit buffer: 16/channel, channel FIFO: 4/channel, Readout FIFO: 16
Channel enable/disable	Yes
Input/Output signal	SLVS
Radiation tolerance	>20 kRad
Power consumption	<360 mW
Fabrication process	TSMC 130 nm CMOS process





Diagram of TDC V2 with TMR implemented (yellow blocks)




TDC ASIC Layout




Time-Digital-Converter ASIC

TDC Project Status

- Detailed studies performed and no design problems found
 - Bin size for all 48 channels have been measured (24 channels \times rising and falling edges): variation $< \pm 40\text{ps}$
 - Latency: For 400kHz hit rate, 99% of the data was read out after 350ns
- Brief history of TDC development
 - 2016: V0 designed and tested (GF 130nm)
 - 2018: V1 submitted and tested (TSMC 130nm)
 - 2019/2020: V2 submitted and tested
 - Triple Modular Redundancy (TMR) added
 - BGA 12*12 package



Fine-time bin size of all 48 TDC slices



TDC V2 ASIC chip

Mezzanine Card

□ Design


- Compatibility
 - dimensions and locations of the connectors (Faraday cages, read-out hedgehog cards, and read-out cables)
 - Pin assignment
- Radiation tolerant
 - All critical components must be radiation tolerant
 - COTS LDO radiation tests have been scheduled

□ Status

- A few mezz. Prototype cards built:
 - Multiple ASD+TDC combinations
- Specification review in May. 2019
- Preliminary design review in Mar. 2020





3 new ASDs + 1 FPGA TDC




3 legacy ASDs + 1 TDC V0



3 legacy ASDs + 1 HPTDC
(stacked for SMDT)



3 new ASDs + 1 new TDC v2
(stacked)



3D CAD model:
3 new ASDs + 1 new TDC V2

Chamber Service Module

CSM Design

- Bandwidth: Input (36CHs * 320Mbps); Output (uplink fiber 2*10.24Gbps, downlink fiber 1* 2.56Gbps)
- 4 key parts
 - LpGBT *2 (master-slave mode)
 - GBT-SCA: monitoring & configuration
 - Fan-out FPGA: receive "TTC" info and broadcast to all 18 Mezz.
 - VTRx+: optical module







Photo of CSM prototype v1


Chamber Service Module

□ CSM Project Status


- Prototype v1 (GBTx-based): pass standalone & integration tests
- Specification review in Dec. 2018
- Preliminary design review in Mar. 2020
- Prototype v2 submitted in Jul. 2020



Test setup of new TDC Mezz. and CSM prototype v1



Test setup of legacy Mezz. and CSM prototype v1




LpGBTx-CSM v2 layout

Six legacy Mezzanines tested with New CSM v1

- Configuration done properly
- Data decoded successfully



Waveform - hw_ila_4



Outline



□ Introduction


- ATLAS MDT Detector
- MDT Electronics System

□ Frontend Electronic System Upgrade

- ASD
- TDC
- Mezzanine Card
- CSM




□ Integration Test Plan

□ Summary




Integration Test Plan

- Current activities -- SMDT cosmic ray test system
 - Legacy electronics used, but will be replaced with new electronics later




tdc_8 tdc_time_spectrum



Integration Test Plan

- Goal: integrate different electronics components together and perform studies with/without sMDT/MDT chambers and L0MDT
- Plan to perform integration tests in several steps:
 - ✓ ASD+TDC v1 (QFN package) with and without CSM v1
 - ASD (QFN88) +TDC v2 (BGA)+CSM v2 with and without chambers
 - Develop miniDAQ system for integration tests
 - ASD+TDC v2+CSM v2+L0MDT demonstrator
 - Final versions of ASD, TDC and CSM with L0MDT v1



Outline



□ Introduction


- ATLAS MDT Detector
- MDT Electronics System

□ Frontend Electronic System Upgrade

- ASD
- TDC
- Mezzanine Card
- CSM

□ Integration Test Plan

□ Summary



Summary

- To cope with high rates & improve pT momentum resolution, upgrade all MDT electronics system is required
- MDT FE upgrade projects have made lots of progress and passed major reviews (SPR, PDR/FDR)
 - ASD: in production run
 - TDC: close to final designs
 - Mezzanine card prototype & CSM prototype v2: all final features
- Ongoing development on the frontend electronics integration
 - MiniDAQ: sMDT/MDT chambers → Mezz. card → CSM → L0MDT emulator (light version)
- General Schedules
 - ASD production done @ Q3.2021
 - TDC production done @ Q3.2022
 - Mezz. card production done @ Q1. 2024
 - CSM production done @ Q1. 2024



We are on track!

Thanks!

Schedules

