

AIDA-2020

Advanced European Infrastructures for Detectors at Accelerators

Presentation

CALICE/ILD SiW-ECAL an adaptative design

Boudry, V. (CNRS-LLR) *et al*

29 October 2019



The AIDA-2020 Advanced European Infrastructures for Detectors at Accelerators project has received funding from the European Union's Horizon 2020 Research and Innovation programme under Grant Agreement no. 654168.

This work is part of AIDA-2020 Work Package 14: **Infrastructure for advanced calorimeters.**

The electronic version of this AIDA-2020 Publication is available via the AIDA-2020 web site <http://aida2020.web.cern.ch> or on the CERN Document Server at the following URL: <http://cds.cern.ch/search?p=AIDA-2020-SLIDE-2020-003>

CALICE/ILD SiW-ECAL an adaptative design

*M. Anduze, V. Boudry, J.C. Brient, O. Korostyshevskiy,
R. Guillaumat, M. Louzir, F. Magniette, J. Nanni, H. Videau*

Institut Polytechnique de Paris

A stylized red logo consisting of the letters "LM" in a cursive, handwritten style.


LCWS 2019

Sendai, 29/10/2019

SiW-ECAL geometry

Approximated dimensions for the small model

- for exact dimensions : see ECal Technical Design Document by Henri Videau (LLR), Marc Anduze (LLR) and Denis Grondin (LPSC) available on <https://lrbbox.in2p3.fr/owncloud/index.php/s/eeVeAlyv8o27VRF>
 - Small ILD with 26 layers → §5 of TDD.
- Modular construction : modules of 5 towers of 13 alveoli
 - slabs double sided with embedded RO electronics
 - Slab dimensions : 186mm × (1472mm – 1081mm) (for R=1462mm, th=223.2mm)
 - 8+ – 5+ square ASU of 186mm.
 - ASUs = 4 Si diodes from 6" wafers, 1024 chan of 5.5×5.5 mm², 16 SK2 chip of 64 chan.



SiW-ECAL Building blocks: SLAB's & ASU's



R&D for “mass production” and QA

- Quality tests & preparation of large production
- Modularity → ASU & SLABs
- Choice of square wafers
 - (≠ from hex: SiD, CMS HGICAL)

Numbers ($R_{ECAL} = 1,8$ (1.5) m, $|Z_{Endcaps}| = 2,4$ m)

- Barrel modules: 40 (as of today all identical)
- Endcap Modules: 24 (3 types) – 16 (2 types)
- ASUs = ~75,000
 - Wafers ~ 300,000 (2500 m²)
 - VFE chips ~ 1,200,000
 - Channels: 77Mch
- Slabs = 6000 (B) + 3600 (EC) = 9600
 - ≠ lengths and endings

Tests of
producibility


Tests of feasibility

PCB (FeV)
16 SK2 ASICs
1024 channels


ASU

Wafer (4)

Carbon+W



U layout of a **short slab**



U layout of a **long slab**





ASU: 12+ years of R&D

Most complex element: electro-mechanical integration

- Distrib / Collect signals from VFE (ASICs), Analog & Digital with dyn. range ≥ 7500
- Mechanical placer & holder for Wafers \rightarrow precision
- Thickness constraints

3 versions working

- with $S/N_{\text{Trig}} \geq \sim 12$ (for $320\mu\text{m}$)



Milestone	Date	Object	Details	REM
1 st ASIC proto	2007	SK1 on FEV4	36 ch, 5 SCA	proto, lim @ 2000 mips
1 st ASIC	2009	SK2	64ch, 15 SCA	3000 mips
1 st prototype of a PCB	2010	FEV7	8 SK2	COB
1 st working PCB	2011	FEV8	16 SK2 (1024 ch)	CIP (QGFP)
1 st working ASU in BT	2012	FEV8	4 SK2 readout (256ch)	best S/N ~ 14 (HG), no PP retriggers 50–75%
1 st run in PP	2013	FEV8-CIP		BGA, PP
1 st full ASU	2015	FEV10	4 units on test board 1024 channel	S/N ~ 17 –18 (High Gain) retrigger $\sim 50\%$
1 st SLABs	2016	Slab:FEV11	10 units, $320\mu\text{m}$	
pre-calo	2017	FEV 11	7 units	S/N ~ 20 (12) _{Trig} , 6–8 % masked
1 st technological ECAL	2018	10 SLAB: 5 FEV11 $320\mu\text{m}$ 5 FEV13 $650\mu\text{m}$ Compact stack	SK2 & SK2a (\rightarrow timing)	Improved S/N (1/64 masked ch.) Timing...
1 st COB	2019	FEV12-COB	1 wafer, $500\mu\text{m}$	S/N ~ 22

1st “electric long slab” for ILC/ILD





Scale to support electronics

- Support of interface boards + 12 ASUs (DBD)
- 2+6+4 ASUs = ~3.2 m Max length for Endcaps
- Total access to upper and lower parts
 - 320 μ m Baby wafers (20 \times 20 mm², 4 \times 4 pixels)

Mechanical characteristics

- Movable: table and to beam test
- Rotatably along long axis (for beam test)
- Rigidity : $\leq \sim 1$ mm for 3m
- No electrical contacts scale / cards



Electronics adjustments

Path length induced reflexions on clock line


- Fluctuation over logical level
- Extra clock tick → bad ASIC configuration
- RC filter adaptation (Sigrity simulation)

Impedance adaptation required depending on length

- Limited to 8 FEV11 + baby-wafers

Noise in the signal


- High frequency perturbation in the HV line
- Solved by RC filters on the HV line
- Possible back-propagation of ASICs noisy channel through HV ?




DESY-2018 beam test

2 weeks beg of July: full test of all prototypes:


- Electric long slab: **8 FEV11** + baby-wafers
- Very clean response to “mip” (punch through e-)
- 1/2h beam on each ASU @ 0, 45, 60°




common_calib_ls_ASU1_angle0_dif_1_1_1.raw




energy_map_converter_dif_1_1_1




Mip analysis



Pixel energy fraction depends linearly on crossing position




Fit with Mod LanGau function



$$Fit = modLG * erf$$

$$modL(x, \mu, \sigma) = (1 - c) * L(x, \mu, \sigma) + c * \int_x^{+\infty} \frac{L(t, \mu, \sigma)}{t} dt$$


$$modLG = \int_{-\infty}^{+\infty} modL(t, \mu, \sigma) * G(x - t, \mu_G, \sigma_G) dt$$



MIP response vs position

mip MPV *cos(θ) vs ASU#


- OK for 4 1st ASU's
- Small drop ~of signal ~2%/ASU for \geq ASU#5
- Also hints similar drop on σ_{ped}



⇒ Voltage & Gain drop ?

Power pulsed mode with ballast et end of slab

(or just random build-up effect from chip variability ?)



MIP fluctuation

2 systematic effects has been identified



- Bandgap discrepancy (over 128 ASICs).
 - $\sigma=19.2$ mV peak to peak=200mV
- Voltage linear decrease over slab length

Curve shape can be fitted by weighted sum of these two effects

$$MIP(ASU) = a * ASU + b - c * \text{bandgap}(ASU)$$

Solutions

- Reduce bandgap in ASIC design (already reduced in Skiroc2a version)
- Compensate bandgap by software
- Select ASICs to mitigate fluctuation
- Use fixed length power supply to avoid discrepancy



Requirements for an improved design

Better handling of signal:

- FEV13 much improved design
- FEV12-COB: \neq problems on ASICs
- Improved ASIC: SK2a

HV distribution per ASU

- avoid noise back-propagation ?

LV per ASU ?



- or better regulation near / on ASIC ?
 - dissipation ?
- Flat Capacitors on board
(but discontinued by Murata)

Longer ASUs ? ~ new ILD SiW-ECAL

- e.g. 16 \rightarrow 24 ASICs
- reduced # of ASU & connections:
 - 8 \rightarrow 6 ASU's in barrel
 - 12 \rightarrow 8 ASU's in endcaps

Use Larger wafers ?

- Geometry compatible with 6" and 8" matrices
- \triangle incompatible partitions:
 - $2 \times 16 = 32$ cells $\neq 27 = 1.5 \times 18$ cells
 - $3 \times 16 = 48$ cells $\neq 44 = 2 \times 24$ cells



Going to \varnothing 200mm \times 725 μ m Wafers...

From CMS HGCALE development & Hamamatsu contacts:
future is 200mm (8") ingots, 725 μ m thickness


- \geq June 2020 ?
- Mechanical constraints \rightarrow \sim 187 mm alveoli, \sim 12 cm wafers

Improved performances due to thicker wafers:

- EM resolution: $\sigma(E)/E \propto 1/5\sqrt{(1+th/100\mu\text{m})}$
- Noise $\sim C \sim \text{width}^2/th$
 - depl. Voltage @ cst conductivity $\sim th^2 \rightarrow$ leakage current stable ?
- Signal $\sim th \nearrow$,


S/N $\sim th^2 \times 2$ for 725 μ m vs 500 μ m (5 from 320 μ m)

- \rightarrow Larger cells ? \rightarrow Less electronics \rightarrow Less heat, less €€ , ...
 - \rightarrow less gain ? \rightarrow less heat OR less noise \rightarrow faster readout, less heat
 - \rightarrow lower auto-trig thr, (1/3 mip @ 4σ) \rightarrow 100% efficiency for mips
- also Improved timing perf (esp. for mips)



wafers on 200mm ingot ; 63 % use of surface
with side matrix for det. margins : 87 % ?

Time
Jitter



Imperial College
London
© J. Borg ICL

Implication of HL schemes

Higher $\mathcal{L} \Rightarrow$

- Occupation / bunch train \nearrow
 - More memory for events
 - But large margins

Higher repetition rates \times longer bunch

- Power = $f_{\text{rep}} \times \sum P_{\text{ASIC_part}} \times \tau_{\text{spill_part}}$

- $\tau_{\text{spill}} = \tau_{\text{Ramp-up}} + \tau_{\text{Train}} + \tau_{\text{Conv}}$
 $= \mathcal{O}(\mu\text{s}) + \{ \dots \} + \mathcal{O}(100\text{'s } \mu\text{s})$

- $\tau_{\text{Train}} = \Delta T_{\text{bunches}} \times N_{\text{bunches}}$

- $\tau_{\text{Conv}} \propto (\text{occupancy} + \text{Noise} \geq \text{thr.})$

Critical also for Power budget

\Rightarrow Full ZERO suppr. needed

HL-ILC:

- $\mathcal{L} \times 4$ (6)
- $N_{\text{bunches}} \times 2$: $\tau_{\text{Train}}: 1 \rightarrow 2$ ms
- $f_{\text{rep}} \times 2$ (3): $5 \rightarrow 15$ Hz


Dominated by ACQ time:
 $P(\sim 25\mu\text{W/ch}) \times 6$

HL-CLIC:

- $\mathcal{L} \times 2$
- $N_{\text{bunches}} \rightarrow$: $\tau_{\text{Train}}: 176$ ns
- $f_{\text{rep}} \times 2$: $50 \rightarrow 100$ Hz

Dominated by Set-up & Conversion time: $P(\sim 82\mu\text{W/ch}) \times 2$

Power pulsing lines timing



SK2 chips

64 ch full conversion

CONVERSION:

HARDROC2: NO conversion

SPIROC2: max time (Full chip)= 16 SCAx 2 (HG or LG/Time) x 103 μs =3.2ms

SKIROC2: max time (Full chip)= 15 SCA x 2 (HG or LG/Time) x 103 μs = 3 ms


READOUT:

HARDROC2: 127 (memory depth)x [64 channelsx 2 trigger bits + 24 BCID bits + 8 Header bits]=20 320 bits \Rightarrow 200 nsx20k=4 ms/ Full Chip (WORST case)

SPIROC2: 16 SCAx2 (HG or LG/Time) x 36 ch x 16 ADC bits + 16 SCAx16 BCID bits + 16 Header bits= 18 704 bits \Rightarrow 3.8 ms/Full Chip (Worst case)

SKIROC2: 15 SCAx2 (HG or LG/Time) x 64 ch x 16 ADC bits + 15 SCAx16 BCID bits + 16 Header bits= 30 976 bits \Rightarrow 6 ms/Full Fhip (Worst case)



Passive cooling



ECAL barrel





3.0mm Det + 2.1mm W



First tests results in line with simulations



ECAL end cap




ILC Case, standard L


AIDA report 08/18 **AIDA** 2020
<http://cds.cern.ch/record/2624680>

Active cooling → 'Continuous colliders'


R&D using CMS studies (Courtesy of Th. Pierre-Emile from CMS-LLR group)




Copper plate prototype dimensions information



Pipe insertion on a cooling prototype for FEA correlation



Pipe insertion on a cooling prototype




Thermal static CFD analysis thermal field example using Fluent with 100W extracted and water mass flow rate of 7g/s through 1,5mm ID pipe

$\Delta T = 2.5^{\circ}C$

Temperature Contour 1
25.98
25.60
25.23
24.86
24.48
24.11
23.74
23.36
22.99
22.61
22.24
21.87
21.49
21.12
20.75
20.37
20.00
[C]

- Pipe insertion process introduces some efficiency loss due to the thermal contact resistance.
- The benefit remains significant with regard to a passive cooling



= 2× cont. operation of a SLAB

Conclusions & prospectives

ILD Long Slab prototype

- **1st readout over long chain**: design R&D, power distribution, grounding; connexions between ASU's
 - ⇒ adjustment on HV, & LV distribution, clock distribution was required:
- ⇒ Decrease of response vs distance to PS (~10% in 8th ASU) \equiv 50% distribution, 50% ASIC variability
- improved LV distribution or regulation
- Need to complete test of ASIC prior to mounting for pairing

to be implemented in next versions of FEV's, BGA and COB



- 725 μ m thickness with 200mm (8") wafers ; 5.08 \rightarrow 6mm cell size
 - Gain on almost all aspects
- Control for all elements prior to mounting: Wafers, ASICs, FEV, Connectors \Rightarrow DB of params

High- \mathcal{L} schemes: Power $\propto \mathcal{L}$ (semi-trivially)


- Full 0-suppr chips and adaptative noise mitigation needed

Back-up

Reduced gaps





Reduced alignment of inter-wafer gap




Possible *additional* reduction of inter-slab alignments



Tiling with 200mm (8'') wafers



×208
(26 layers ×
8 quadrants)




*Matching of large and small rectangles,
triangles and diamonds to be detailed
for optimal use*

add'l small rectangles:
87 % use of surface
(83 % for an hexagonal shape)



×400

(2 sides × 5 columns × 40 modules)



Optimal cell-size (DBD)

* Detector optimisation studies (Cambridge/DESY):





*See optimisation studies slides for reconstruction details.

POWER PULSING in SK2

Requirement:

- ❑ 25 $\mu\text{W}/\text{ch}$ with 0.5% duty cycle
- ❑ 500 μA for the entire chip



Power pulsing:

- ❑ Bandgap + ref Voltages + master I: switched ON/OFF
- ❑ Shut down bias currents with vdd always ON

SK2 power consumption measurement:

- ❑ 123 mA x 3.3V \approx 40 mW \Rightarrow 0.6 mW/ch
- ❑ 4 Power pulsing lines : analog, conversion, dac, digital
- ❑ Each chip can be forced on/off by slow control

Measurements

Acquisition	88 mA , 290 mW	Duty Cycle =0.5%, 1.45 mW
Conversion	27.3 mA, 90 mW	Duty Cycle =0.25%, 0.225 mW
Readout	8.0 mA, 26.4 mW	Duty Cycle =0.25%, 0.066 mW

Skiroc2 power consumption with Power pulsing: 1.7 mW ie 27 $\mu\text{W}/\text{ch}$

Power estimations

	mW
P_ACQ	290
P_CONV	90
P_RO	26

	TAU_PO/ms	E_PO/ μ J	Tau_SPILL/ms	E_ACQ/ μ J	tau_CONV/ms	E_CONV/ μ J	E_SPILL/ μ J	f_rep/Hz	P_TOT/ μ W	P_TOT/ μ W/chRatio	HL/Lumi
ILC	0.005	1.450	1.000	290.000	0.10	9	300.45	5	1502.25	23.47	
HL-ILC	0.005	1.450	2.000	580.000	0.20	18	599.45	15	8991.75	140.5	5.99
CLIC	0.005	1.450	0.176	51.040	0.02	1.58	54.07	50	2703.7	42.25	
HL-CLIC	0.005	1.450	0.176	51.040	0.02	1.58	54.07	100	5407.4	84.49	2