AIDA-2020-SLIDE-2019-003

#### **AIDA-2020**

Advanced European Infrastructures for Detectors at Accelerators

#### **Presentation**

### **CALICE/ILD SiW-ECAL a 26 Layer Model and 1st Tests of a Long Slab**

Boudry, Vincent (LLR) *et al*

23 November 2018



The AIDA-2020 Advanced European Infrastructures for Detectors at Accelerators project has received funding from the European Union's Horizon 2020 Research and Innovation programme under Grant Agreement no. 654168.

This work is part of AIDA-2020 Work Package **14: Infrastructure for advanced calorimeters**.

The electronic version of this AIDA-2020 Publication is available via the AIDA-2020 web site [<http://aida2020.web.cern.ch>](http://aida2020.web.cern.ch) or on the CERN Document Server at the following URL: [<http://cds.cern.ch/search?p=AIDA-2020-SLIDE-2019-003>](http://cds.cern.ch/search?p=AIDA-2020-SLIDE-2019-003)

Copyright © CERN for the benefit of the AIDA-2020 Consortium





# **CALICE/ILD SiW-ECAL a 26 Layer Model and 1st Tests of a Long Slab**

M. Anduze, V. Boudry, J.C. Brient, O. Korostyshevskiy,

F. Magniette, J. Nanni, H. Videau

**École polytechnique, Palaiseau**





**LCWS 2018 23.11.2018, Arlington (TX)**





TNA support + WP14

## **Introduction**

**SiW-ECAL ~ 30% of ILD costs (**ILD Models of SiW-ECAL: **LoI, DBD** ) and most sensitive calorimeter (1/3 – 2500 mips, auto–trigger, high density)

- 1 ) How to reduce costs without impact (too much) performance ?
- $R_{\text{INNER}}$  ECAL = 1842mm  $\sim$  1462 mm: in simulations
- **30 → 26 layers**
	- 8'', **725**μm wafers
- 2) Recent progress in feasibility studies:
- Base unit «ASU» ~ validated
	- almost validated **(see Adrián's talk)**: on beam test data: uniformity, noise, auto-trigger perf. Response low E and high E to be assessed
	- Updated version → **FEV13 design by Taikan**
- **1 st prototype of a long slab (this presentation)**



Copper sheet

for cooling

Credit: M. Frotin, M. Anduze (LLR)

Cover

# **Redefinition of dimensions**

2 designs to be looked at:

- a "**baseline**" (or "large") with inner ECal radius at RECal =**1804mm**, (model close to the DBD)
- a "**small ILD**" model  $R_{\text{Ecal}} \sim 1500$  mm (all related quantities adapted  $\leftrightarrow R_{\text{outer}}$ [Endcaps] )
	- Plus a model with slightly reduced number of layers  $= 26$  layers (wrt 30).

Under work version of **ECal Technical Design Document** (TDD, 96 pages) by Henri Videau (LLR), Marc Anduze (LLR) and Denis Grondin (LPSC) (+ ed. Daniel Jeans & Roman Poeschl) available on

https://llrbox.in2p3.fr/owncloud/index.php/s/eeVeAlyv8o27VRF

Small ILD with 26 layers  $\rightarrow$  §5 of TDD.

## **Dimension constructions (reminder)**

Barrel length fixed at **4700mm** in all models, *same as HCal or TPC*

– 8 staves ⊃ ⊃ 5 CF/W modules 5 alveoli columns

 $-1$  alveoli width =  $\sim$  2  $\times$  wafers width + walls + clearance  $\sim$  187.4mm

**Endcaps** 

- $Z_{\text{front}}$  EndCcaps  $=$   $Z_{\text{outer}}$ Barrell + overlap (62mm for Services + Security)
- $R_{\text{INMER}}$ EndCaps fixed at 400mm  $\Rightarrow$  ECal ring
- $-$  R<sub>OUTER</sub>EndCaps = R<sub>INNER</sub>EndCaps + *n* alveoli (+ wall, clearance)





# **ECal thickness**

DBD thickness: **185 mm**, "hopelessly aggressive" More realistic calculations

– **223.2 mm** (∆= +38.2 mm) for barrel – **223,6 mm** (∆=+38.6 mm) for endcaps

8.650 8.450 3.025 aluminium 0.100  $copper$  0.400 was 0.2mm chips 0.700 connexion & capa was 0.8mm  $PCB = 1.000$ glue epotec 0.100 was 320μm silicon  $0.525$ glue epotec 0.100 ---.. kapton 0.100  $CF = 0.150$ For thin layers Tungsten 2.100 (×2 for thick ones) $CF = 0.150$ kapton 0.100 glue epotec 0.100 silicon 0.525 glue epotec 0.100 PCB 1.000

> chips 0.700 copper 0.40 aluminium 0.100

I<del>cent.Bouary@inzp3.ir Microvolatio, Arlington | iLD</del> Models & 1st Lo<mark>ng Slab 5722 5/22 5/22</mark> 5/22 5/22 5/22 5/22

# **Small ILD**

Same recommendations as for baseline:

 $-$  recalculated R<sub>INNER</sub>HCAL, BARREL as 1500 + 185 + 30 = 1715mm

Small ILD ECal dimensions:

- $R_{\text{INMER}}$ ECal, BARREL =  $R_{\text{INMER}}$ HCAL, BARREL  $30$ mm 223.2 mm = **1461.8mm**
- $Z_{FRONT}$ ECal, EndCaps = 2411.8 mm (unchanged from baseline)
- $-$  R<sub>OUTER</sub>ECal, EndCaps = **1717.2 mm** 
	- 2 modules per quadrant of 4 (inner) and 3 (outer) alveoli
	- The overshoot of the end-cap to the barrel is then 32mm



# **Going to 26 Layers: performances**

#### Going from 30 to 26 layers

- Reduction of cost; increase of Energy resolution
	- keep 24 $\mathsf{X}_0$  (84mm) of Tungsten
- Increasing the Si thickness to 725μm
- Energy resolution σ(E)/E:
	- $-$  for 26 layers w.r.t. 30:  $\blacktriangleright$  +8.5%
	- $-$  with 725  $\mu$ m w.r.t 500 $\mu$ m :  $\sim -6.6\%$ (-8.7% wrt to DBD 300μm)
- 

Study needed on dead zones (larger GR...), separation, resolution and efficiency performances at low energy.

 $-$  eg: JER : σ(E $_{\rm J}$ )/E $_{\rm J}$  +6% for 26 layers (500 μm) to be redone... *Shown @ 6th ILD Optim meeting (16/07/2014) [[link](https://agenda.linearcollider.org/getFile.py/access?contribId=2&resId=0&materialId=slides&confId=6435)]*

[Vincent.Boudry@in2p3.fr](mailto:Vincent.Boudry@in2p3.fr) LCWS'2018, Arlington | ILD Models & 1st Long Slab 75 20 22 24 24 26 28 20 22 24 24 26 28 26 26 26 27/22



# **26 layers: dimensions**

ECal thickness:

- $-$  26 layers = 18 'simple' layers with 2.47mm of W + 8 'double' layers with 5.6mm shared between structure and slabs (4.94mm of W)
	- $\bullet \rightarrow$  211.9 mm (wrt to 223.9 for 30 layer model)
- $\rightarrow$  relaxed constraints on
	- clearance margin inside alveoli : 2×0.1mm→**2×0.2mm**
	- chip packaging :  $0.8$ mm  $\rightarrow$  **1.0mm**
	- PCB thickness:  $1.0$ mm  $\rightarrow$   $1.1$ mm

**Total:** 223.2mm **→ 222.2mm** + 1mm clearance



[Vincent.Boudry@in2p3.fr](mailto:Vincent.Boudry@in2p3.fr) LCWS'2018, Arlington | ILD Mode



# **Going to 200mm Wafers...**

From CMS HGCAL development & Hamamatsu contacts future is 200mm (8'') ingots, 725μm thickness

Mechanical constraints  $\rightarrow$  ~187 mm alveoli, ~12 cm wafer

 $\rightarrow$  1.5 Wafers  $\otimes$  cell # mult. of 3  $\otimes$  cell width ~5 mm  $\otimes$  paving with ~64ch ASICs  $\rightarrow$  30 or 36 cells in width

 $121.19$ 

294.05

60.59

Optimised ReadOut electronics



– ASU: 1440 pads, 24 ASICs

Noise ~ C ~ width<sup>2</sup>/th. ~ cst, Signal ~ th  $\rightarrow$ , S/N ~ × 1.5; depl. Voltage ~ th<sup>2</sup> (× 2)

[Vincent.Boudry@in2p3.fr](mailto:Vincent.Boudry@in2p3.fr) LCWS'2018, Arlington | ILD Models & 1st Long Slab **10/22** and also ther zonz else cectronics chef zonz 22



wafers on 200mm ingot ; 63 % use of surface



# **Tiling with 200mm (8'') wafers**



[Vincent.Boudry@in2p3.fr](mailto:Vincent.Boudry@in2p3.fr) LCWS'2018, Arlington | ILD Models & 1st Long Slab 11/22





# **1 st "electric long slab"**

#### M. Anduze, F. Magniette, J. Nanni, Realisation: G. Fayolle

#### Scale to support electronics

- Support of interface boards + 12 ASUs (DBD)
- $-$  2+6+4 ASUs = ~3.2 m
- Total access to upper and lower parts
	- 320μm Baby wafers (4×4 pixels) on the bottom
- Mechanical characteristics
	- Movable: table and to beam test
	- Rotatably along long axis (for beam test) Rigidity :  $\leq$  ~1 mm per ASU
	- No electrical contacts scale / cards

**Shielding** 

– vs Light and CEM



## **DESY-2018 beam test**

#### 2 weeks beg of July: full test of all prototypes:

- Electric long slab: **8** FEV11 + baby-wafers (320μm 2×2cm²):
- RC Filtering of HV between (every second) boards required
- Very clean response to "mip" (punch through e-)



common calib Is ASU1 angle0 dif 1 1 1.raw





## **Mip analysis O. Korostyshevskiy**



# **MIP response vs position**

mip MPV \*cos(θ) vs ASU#

- OK for 4 1st ASU's
- Small drop ~of signal ~2%/ASU for ≥ ASU#5
- Also hints similar drop on  $\sigma_{\text{ped}}$



⇒ **Voltage & Gain drop ?** Power pulsed mode with ballast et end of slab (or just random build-up effect from chip variability ?)

[Vincent.Boudry@in2p3.fr](mailto:Vincent.Boudry@in2p3.fr) LCWS'2018, Arlington | ILD Models & 1st Long Schafe 18/22 https://22



# **Conclusions & prospectives**

- 3 models described in detail for the ILD SiW-ECAL: *baseline*, *small*, **small with 26 layers:**
	- $-725 \mu m$  thickness with 200mm (8") wafers ; 5.08  $\rightarrow$  6mm cell size
		- ~ identical photon resolution expected
		- 13% gain cost on Silicon surface, PCB, and 40% on electronics (and power consumption) wrt DBD
		- Improved S/N ratio & timing, less channeling @ 90°
- ⊗ Feasibility improved:
	- **Single ASU** + 1st connexion: S/N ratio, Stability, Uniformity between elements; **assessed** CALICE technical prototype (11 working ASU as of now)
		- Wafer of 325μm, 650μm tested → 725 μm ? Hamamatsu <del>V</del> Others: LFoundry(SMIC), Infineon, Elma, On-Semi
		- Wafer production: learn from HGCAL, statistics from current wafer batch?
	- **Long SLAB**: 1st readout over long chain: design R&D, power distribution, grounding; connexions between ASU's
		- $\Rightarrow$  adjustment on HV & LV distribution, clock distribution needed  $\Rightarrow$  realistic ( $\supset$  mech. constraints) design in 2019 ?

# **Back-up**

[Vincent.Boudry@in2p3.fr](mailto:Vincent.Boudry@in2p3.fr) LCWS'2018, Arlington | ILD Models & 1st Long Slab 19/22

# **Slab plug**



To be added  $-15$ mm of Al

[Vincent.Boudry@in2p3.fr](mailto:Vincent.Boudry@in2p3.fr) LCWS'2018, Arlington | ILD Models & 1st Long Slab 2014 20:22

# **Sketch for a Historical Picture of the Progress of the ILD Silicon ECAL**



[Vincent.Boudry@in2p3.fr](mailto:Vincent.Boudry@in2p3.fr) LCWS'2018, Arlington | ILD Models & 1st Long Slab 21/22

# **Optimal cell-size (DBD)**

