VeloPix Readout and ASIC

Kristof De Bruyn On behalf of the LHCb Velo Upgrade group

9th International Workshop on Semiconductor Pixel Detectors for Particles and Imaging (PIXEL)

Taipei – December 12th, 2018









# LHCb Velo Upgrade



- ▶ Forward arm spectrometer dedicated to study of b- and c-hadron decays
- Vertex Locator (VELO) specialised in identifying secondary decay vertices
- ► Upgrade between 2019 and 2021 to triggerless read-out at 40MHz
- Replace VELO with new silicon pixel detector

See Also:

Talk The LHCb VELO Upgrade (D. Murray, Monday 10th, 14:10)

 $\label{eq:poster} \begin{array}{l} \mbox{Poster} & \mbox{Microchannel CO}_2 \mbox{ cooling for the LHCb VELO Upgrade (O. De Aguiar Francisco)} \end{array}$ 



## Requirements for the new Read-Out ASIC

- Radiation Hardness
  - Closest active element is 5.1 mm from interaction region
  - Expected total ionising dose 400 Mrad
  - . . . and  $8 \times 10^{15}$  1 MeV neq/cm<sup>2</sup>
  - Non-uniform fluency  $(\propto r^2)$
  - Redundancy against single event effects
  - Operate with leakage current of 7nA/pixel at end of life
- ► High Data Rate
  - Average (Peak) rate of 600 (900) MHits/s
  - Hottest ASIC has rate of 15.1 Gbit/s
  - Timing resolution: 25 ns
  - ▶ Fast discharge to baseline: 16k e<sup>-</sup> in 400 ns
- ▶ Hit efficiency of > 99%
  - Qualified up to 1000 Volt bias current (in vacuum)
  - ► Signal-to-noise threshold:  $\approx 1000 e^{-1}$ (Sensor generates  $\approx 7000 e^{-1}$  at end of life)
- Power consumption < 3 Watt





# Introducing: The VeloPix

- Derived from TimePix/MediPix family
- $256 \times 256$  pixel matrix, with pixel size of  $55 \times 55 \mu m^2$
- Implemented in 130nm CMOS
- Super-Pixel blocks
  - 8 pixels share common functionality
  - 30% reduction in data volume
- Column-wise read-out of super-pixels
- Routed to 4 high speed 5.12 Gbit/s serialisers
- Data-Driven Readout
  - Binarv mode
  - Hits are time-stamped
  - Output is not time-ordered
- Power consumption pprox 1.5 Watt

#### **Design Overview** 128 double columns (14.08 mm) SP63 SP63 SP62 SP62





# Pixel Block: Analogue Front-End

#### Main Components:

- Preamplifier with Krummenacher feedback loop for leakage current compensation
  - ▶ Average pixel noise at wafer probing [without sensor]: 83 e<sup>-</sup> [ENC]
  - ▶ Average pixel noise at tile probing [with sensor]: 94 e<sup>-</sup> [ENC]
- 3-tier cascade signal-to-noise discriminator
  - 2 low gain stages + 1 high gain stage
  - Designed to minimise time walk (signal must arrive within 25 ns)





timewalk: signal arrival time as function of amount of electrons deposited



# Pixel Block: Digital Front-End





# Super Pixel Concept

## Super Pixels:

- Due to detector layout and pixel size, 55% of tracks have cluster size > 1 pixel
- Advantageous to combine information: Super Pixel
  - Groups 8 pixels together in  $2 \times 4$  grid
  - Sharing address and time stamp information saves 30% data volume
  - 23bit Super Pixel Packet (SPP)

23b SPP = 6b Address 9b Time Stamp 8b Hitmap

Sharing common logic blocks leads to more compact chip design

### Column Bus Read-out:

- Super pixels are read-out top-down via shared bus
  - Node-based architecture
  - It takes at least 64 clock cycles for top SPP to reach End-of-Column
- Increased throughput, less power, less time-critical
- Increased latency: Readout time depends on position in column
- Arbiter allows fair-sharing of column bus
- ► Each super pixel as a FIFO buffer 2 events deep to minimise data loss
- ▶ Data transfer rate down the bus is 13.3 Mpackets/s





# End-of-Column Fabric

- Data from 128 columns needs to be merged into 1 output stream
- End-of-Column node adds 7bit column address to 23bit SPP

30b SPP = 7b EoC Address 6b SP Address 9b Time Stamp 8b Hitmap

- ▶ 8 transfer lines transport SPPs to central router
  - Node-based architecture
  - A line connects to every 4th EoC node
  - Runs at 160 MHz, or 38.4 Gbit/s per line
- Router links all 8 lines to all 4 serialisers
  - When full bandwidth is not needed, serialisers can be disabled
- Output frame:

128bit = 8bit header +  $4 \times$  (30bit SPP)

- Custom design "GWT" serialisers
  - "Gigabit Wireline Transmitter"
  - ▶ 5.12 Gbit/s throughput
  - Circuit runs at 320 MHz
  - Lower power consumption
  - Scramble data to balance 0's and 1's in stream





#### VeloPix Readout and ASIC

#### Data Rate Performance Studies



- ▶ Hottest ASIC can have local losses up to 1.6% in top of column
- $\blacktriangleright$  Packet latency is less than 1  $\mu s$

CERN

- This is less than 512 clock cycles (max 9bit time stamp)
- Steep decline in performance when exceeding maximum bandwidth

# **Radiation Tests**

- State registers have triple redundancy against single event upsets (SEU)
  - ... but data registers do not
- ▶ Extensive testing at Louvain [BE] heavy ion facility
- ► Also found single event latch-ups (SEL) in prototype design
  - Understood and corrected
- Total ionising dose tested up to 400 Mrad
  - No changes in operation observed

# SEL in Prototype Design:



10-1

section-10

10-12

Observed SEL (Red points)  $3\mu m$  Scan with near-IR laser

20

15

LET

10

SEU probability split by register type

SEU Pixel config SEU SP config SEU Pixel LESB

SEU Pixel Config threshold SEU SP Config threshold

25

30

SEU SP LESR

SEL susceptibility: CAD prediction based on Distance between contacts

- triggering SEL with near-IR laser
  - SEL occurrences match regions with large distances between contacts
    - This has been corrected in final VeloPix design



Kristof De Bruyn (CERN)

VeloPix Readout and ASIC

# **Production Steps**

# **1** Wafer production

- ▶ 91 ASICs per wafer
- Yield = 60% (on 13 wafers)
- 1 wafer tested per day

# 2 Bump-bonding [Advacam]

- ► 3 ASICs are bump-bonded to single n-on-p sensor [Hamamatsu]
- All wafer tests are repeated
- Yield =  $\approx 100\%$  (on 170 Tiles)
- ▶ First I/V scan to 1000 Volt (in vacuum)
- $\blacktriangleright$  Yield =  $\approx 90\%$
- **3** Tiles are glued onto module and ASICs wire-bonded to hybrids





example wafer vield map





VeloPix Readout and ASIC



probe station for wafer test



iig for L/V scan Pixel 2018 - 12/12/2018



# Prototype Read-Out Chain at CERN North Area Testbeam





Kristof De Bruyn (CERN)

VeloPix Readout and ASIC

Pixel 2018 - 12/12/2018

12 / 19

# The VeloPix Module



#### Components:

- Silicon microchannel substrate
  - Low material budget, match thermal expansion
- 4 n-on-p sensor tiles
- 12 VeloPix Asics
- ▶ 2 GBTx Hybrid PCBs for signal fan-out to VeloPix
- 2 bidirection slow control links (4.8 Gbit/s)
  - Configuration, Monitoring, Timing, Control
- ▶ 20 unidirectional high speed data links (5.12 Gbit/s)
- Double sided











# From Module to Fibre

### Vacuum Feedthrough Board (VFB)

- Transmits control & high speed signals, temperature monitoring, LV and HV between Module (vacuum side) and OPB (air side)
- High speed data tapes connect VFB with module



#### Opto- & Power Board (OPB)

- Provides low voltage to all components in read-out chain
  - Radiation hard FEASTMP DC/DC converters
- Converts signals: Electrical  $\leftrightarrow$  Optical
  - 3 bidirectional links (VTRx)
  - 20 unidirectional links (VTTx)
- Controlled via GBTx and SCA
  - GigaBit Transceiver and Versatile Link Projects





#### The PCIe40 Read-Out Card

- Common off-detector hardware for data processing of all LHCb subdetectors
- ► Intel Arria 10 FPGA
- ► Two firmware flavours

Slow Control: 1 per 13 Modules (4 total) High Speed DAQ: 1 per Module (52 total)

DAQ: Maximum throughput 100 Gbit/s

### The VELO-Specific DAQ Firmware

- ▶ Unique data protocol (5.12 Gbit/s GWT link, super-pixel packages)
- Will do descrambling and time-ordering of SPP (based on LHC bunch crossing ID)





#### Transmission Line Impedance





# Performance of the Data Links

### The Need for a CTLE Circuit:



- ▶ Passive CTLE circuit added on data links to improve transmission quality
- ▶ More uniform attenuation up to Nyquist Frequency (2.56 GHz)
- At the cost of reduced differential swing
- Jitter from VeloPix leads to poor eye diagram
  - Improved design between prototype and final version
- BER on high speed data links lower than few 10<sup>-14</sup>



CTLE circuit on the OPB board



# First Prototype Modules at CERN North Area Testbeam





first data with proton beam over slow control link

# Testing the DAQ Chain:

- Demonstrate control and configuration of VeloPix
- ▶ 3 modules running synchronously with TimePix3 telescope
- Successful test of the DAQ read-out chain
- Correlations in time and space, but further analysis ongoing



first data with proton beam over GWT link





Pixel 2018 - 12/12/2018

18 / 19

## Summary

- ▶ VeloPix: Radiation hard, high data rate silicon pixel ASIC for the upgraded LHCb Velo detector
- ► Key numbers:
  - 55 × 55 $\mu$ m<sup>2</sup> pixel size
  - 400 Mrad total ionising dose
  - 15.1 Gbit/s output rate
  - 25ns time-stamping resolution
- ▶ High speed read-out chain has been validated, ready to start production





VeloPix Readout and ASIC

#### Glossary

- CTLE: Continuous Time Linear Equaliser
  - EoC: End-of-Column
- GBTx: Gigabit Transceiver FPGA
- GWT: Gigabit Wireline Transmitter (Serialiser)
  - HV: High Voltage
- LET: Linear Energy Transfer
  - LV: Low Voltage
- OPB: Opto- & Power Board (part of VELO read-out chain)
- PCB: Printed Circuit Board
- PCIe40: Custom 40MHz read-out card based on PCI express transfer bus
  - SCA: GBT Slow Control Adaptor/ASIC
  - SEL: Single Event Latch-up
  - SEU: Single Event Upset
  - SPP: Super-Pixel Packet
  - TOT: Time-over-threshold
- VELO: Vertex Locator
  - VFB: Vacuum Feedthrough Board (part of VELO read-out chain)
- VTRx: Versatile TransReceiver (electrical-optical conversion)
- VTTx: Versatile Twin-Transmitter (electrical-optical conversion)

[GBT Project]

[GBT Project]

[Versatile Link Project]

[Versatile Link Project]