





The Phase-1 Upgrade of the ATLAS Level-1 Endcap Muon Trigger

Shunichi Akatsuka (Kyoto University, Japan)

on behalf of the ATLAS Collaboration

RealTime 2018 @Williamsburg, 9th-15th June, 2018

Introduction

- LHC Run 3: 2021~ 2023
 - $\sqrt{s} = 14$ TeV, instantaneous luminosity will be 3.0×10^{34} cm⁻²s⁻¹ +50 % compared to Run 2 luminosity of ~2.0 × 10³⁴ cm⁻²s⁻¹
 - Integrated luminosity estimated to be ~150 fb⁻¹ \rightarrow Run 2 + Run 3 = <u>300 fb⁻¹</u>
- ATLAS Trigger System basic scheme will remain the same in Run 3



- Phase-1 Upgrade for Level-1 Muon Trigger
 - With Run 2 trigger algorithm, the rate for muon trigger with p_T > 20 GeV (L1_MU20) will become <u>30 kHz</u> @ 3.0×10³⁴ cm⁻²s⁻¹
 - Run 3 requirement at this luminosity is <u>15 kHz</u> (TDAQ TDR, ATLAS-TDR-023)
 - More powerful trigger strategy is needed to reduce the trigger rate, while keeping the trigger threshold and the efficiency

L1 Muon Trigger in Run 2

- Run 2 Level-1 muon trigger rate is dominated by:
 - 1 Triggers with no matching real muons (Fake triggers)
 - ② Triggers by Low p⊤ muons
 - especially in $|\eta| > 1$ region (Endcap region).
 - \rightarrow Strategy: Reject these triggers by introducing new "coincidence logic"



L1 Muon Endcap Trigger in Run 3

Run 3 Trigger scheme overview

- TGC BW hit position defines the Rol, which will be the trigger seed.
- TGC Big Wheel local dR/dPhi coincidence logic calculates the p_T of the track.
- ▶ Require additional inner coincidence to reject fakes, and also to re-calculate the pT

4



Online hardware triggering

- Main idea of the trigger logic:
 - dR, d ϕ defined as the hit position difference between M1 and M3
 - dR, dφ are handed over to a Look-Up-Table, which immediately returns the trigger decision and the candidate's p_T
 - \blacktriangleright Similar logic to take coincidence with detectors inside to reject fake/low-p_T muons



Inner Coincidence Logic (1)

Position matching

- Matching between TGC BW and Inner station hit position.
- Fake triggers can be rejected dramatically
- Low-p $_T$ muons can also be rejected (with enough granularity at inner station) \prod M3



TGC BW

Inner Coincidence Logic (2)

Angle matching

- Angle information at the inner station can be used to further reject the low-p⊤ triggers.
- Combine position and angle to tag muons with large incident angle



M3

TGC BW

Trigger performance studies (1)

Fake rejection power estimation

- Fakes cannot be modeled in MC, so we used 2017 data for the estimation.
- MDT segments are used to emulate NSW, by smearing its position and angles resolution to NSW resolution for the Level-1 trigger
- ~90% fake triggers are rejected with η and (rough) phi- position coincidence

Low-p_T rejection power estimation

- ▶ Single muon MC is used to estimate low-p⊤ rejection for NSW and RPC BIS7/8.
- Low-p⊤ candidates are rejected effectively: -50% @10 GeV, -85% @5 GeV



Trigger performance studies (2)

Fake rejection power estimation

- Fakes cannot be modeled in MC, so we used 2017 data for the estimation.
- MDT segments are used to emulate NSW, by smearing its position and angles resolution to NSW resolution for the Level-1 trigger
- ~90% fake triggers are rejected with η and (rough) phi- position coincidence

Low-p_T rejection power estimation

- Single muon MC is used to estimate low-p⊤ rejection for NSW and RPC BIS7/8.
- Low-p⊤ candidates are rejected effectively: -50% @10 GeV, -85% @5 GeV
- Rate reduction and efficiency
 - Rate reduction

Run 2 extrapolation: **30 kHz** Run 3 **14.2 kHz (~53% rate reduction)**

Efficiency

~ 95% for muons with p_T > 20 GeV, relative to Run2 trigger
 (assuming NSW segment finding efficiency 97%)



L1 Muon Trigger implementation



10

New Sector Logic Board design



New Sector Logic Board design



* GTX: multi-gigabit transceivers for Xilinx Kintex-7 FPGAs [Link] ** For Tile, we actually use 1.6 Gbps × 2 lanes

13

sync. to LHC clock, but with different phase fiber-by-fiber

optical fibers



optical fibers Align to same clock domain Trigger decision sync. to LHC clock, but with different phase fiber-by-fiber LHC 40 MHz clock

Trigger decision part

- Maximum 16 inner station candidates will be given for 1 BW trigger seed
- Regardless of the number of candidates, we need the trigger decision in a fixed (and small) latency. What can we do?

-> Try taking coincidence with all 16 candidates, choose the best one among them

15

 In a simple implementation, this requires 16 times the latency, or 16 same LUTs, which is not realistic in terms of latency/resource on FPGA.

-> Use a faster clock to re-use the same LUT while keeping the latency small



Test results

- Firmware logic test for trigger part
 - Simulation test for trigger part, on Vivado software (Xilinx compiler, Link)
 - Shown below is an example of very simple test, where:
 - ▶ 1 LUT is implemented to process 8 candidates one-by-one, on 320 MHz clock.
 - The LUT simply returns least-significant 3 bits of the input address.

- Other tests are successfully done with different input patterns, not only on simulation but also on the actual SL board.
- Tests using more realistic LUTs (created from MC data), is ongoing.

Test results

- Firmware logic test for trigger part
 - Simulation test for trigger part, on Vivado software (Xilinx compiler, Link)
 - Shown below is an example of very simple test, where:
 - ▶ 1 LUT is implemented to process 8 candidates one-by-one, on 320 MHz clock.
 - The LUT simply returns least-significant 3 bits of the input address.

Name	Value		3,800 ns	3,82	0 ns	3,840 ns		3,860 ns	5	3,8	80 ns	3,900 ns
16 CLK_40	1											
> 📲 BW_pT [3:0]	7		0		7							
> SW1_deta [5:0]	01		00		01							
> MSW2_deta [5:0]	02		00		02							
> MSW3_deta [5:0]	03		00		03							
> 10 NSW4_deta [5:0]	04		00		04							
> 10 NSW5_deta [5:0]	08		00		08	pro	cessir	g 8				
> 10 NSW6_deta [5:0]	07		00		07	NSW	candi	dates				
> 😼 NSW7_deta [5:0]	06		00		06							
> 10 NSW8_deta [5:0]	05	40 MHz	00		05	one	e-by-c	ne				
16 CLK_320	0							ллл	ЛГГ			
> MSW_pos_LUT_out [3:0]	0		0		1/2/	4/8/7)6)5)(Final	h		
> 📲 High_pT[3:0]	0	<u>320 MHz</u>	0			X1 X2 X3	X4 X	<u>ار الما</u>		Y	Back	to
> 📲 Final_pT [3:0]	0			0			out	outX		8	40 MHz	domain
> 🏹 pT [3:0]	0	<u>40 MHz</u>			0						8	X

- Other tests are successfully done with different input patterns, not only on simulation but also on the actual SL board.
- Tests using more realistic LUTs (created from MC data), is ongoing.

Summary

- Upgrade of the muon trigger system is essential for Run 3:
 - The main strategy is to take coincidence with NSW and other detectors, to reject fake and low p⊤ muons.
 - New hardware is needed to combine data from current trigger chamber BW, NSW, and several other detectors.

Trigger Logic and Performance

- Taking position matching and angle matching between BW and NSW can reject low pT muon candidates effectively.
- The estimated rate is 14.2 kHz @ L = 3.0×10³⁴ cm⁻²s⁻¹, which meets the Run3 requirement of 15 kHz. (ATLAS-TDR-023)

Hardware and Firmware development

- New trigger processor board, New Sector Logic, has been produced for Run3.
- Firmware is fully-designed with all the trigger LUTs implemented.
- Fast clock is used in the trigger logic to overcome the latency limitation while keeping the FPGA resource usage reasonable.

backup slides

Physics Motivation

Run 3 trigger rate estimation

 Without the phase-1 upgrade, to keep the trigger rate to the require level, the p_T threshold will need to be raised to ~40 GeV.

Physics Acceptance

 If the threshold is raised to 40 GeV, the efficiency for muons from the decays of W boson produced in association with Higgs will be 61%.

New Small Wheel

Consists of sTGC and Micromegas

- sTGC: small strip TGC
 - TGC chamber with strip width of 3.2mm, smaller than the strip width of current TGC (> 15 mm)
 - 4 wire-strip pairs are combined to make 1 module.
 - position resolution 60~150 μ m

Micromegas: micro mesh gaseous structure

- position resolution ~90 μ m
- 8 layers are sandwiched by sTGC 4-layer modules, to compose the New Small Wheel

Resolution: position ~30 μ m angle ~0.3 mrad.

Region of Interest

- The smallest unit for the Level-1 Muon Trigger:
 - Each side is divided into 72 parts, shown as green line in this figure
 - → 72 'Sectors' per side,
 48 × Endcap sectors and
 24 × Forward sectors
 - Each Endcap (Forward) sector is divided into 148 (64)
 'Regions of Interest' = Rol
 - One Endcap (Forward) SL board handles 2 Sectors,
 i.e. 296 Rols (128 Rols)
 - Trigger decision is performed Rol by Rol
 - \rightarrow 296 trigger decision logic should run in parallel on a single FPGA
 - \rightarrow 296 different LUTs need be implemented

New Sector Logic Board design

SFP RX + G-Link RX chip

Input Data Format (1)

TGC BW

- G-LINK 16 or 17 bits/BC per fiber
- Endcap: 12 fibers per Sector Logic, 202 bits/BC
- Forward: 6 fibers per Sector Logic, 100 bits/BC

TGC EI

- G-LINK 16 bits/BC per fiber
- Endcap only, 2 fibers per SL, 32 bits/BC
- New Small Wheel
 - GTX 6.4 Gbps (= 128 bit/BC, with 8B/10B) per fiber
 - Endcap: 6 fibers per SL, 768 bit/BC
 - Forward: 8 fibers per SL, 1024 bit/BC

				Secon	d Byte						First Byte 5 4 3 2 1 0										
	15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																			
Word-0				comma	(K29.5)					comma (K29.5) track0[7:0]											
Word-1				track([15:8]							track0[7:0]									
Word-2				track	1[7:0]				track0[23:16]												
Word-3				track1	[23:16]				track1[15:8]												
Word-4				track2	[15:8]				track2[7:0]												
Word-5				track	3[7:0]				track2[23:16]												
Word-6		track3[23:16]									track3[15:8]										
Word-7		BCID[11:4]								BCID[3:0] ID[3:0]											

Bit	Assigned information
7-0	$\eta[7:0]$
13-8	$\phi[5:0]$
18-14	$\Delta\theta[4:0]$
20-19	MM type
22-21	sTGC type
23	spare

Input Data Format (2)

- Tile Cal.
 - GTX 1.6 Gbps (= 32 bits/BC with 8B/10B) per fiber
 - Endcap only, 1 fiber per SL

				Secon	d Byte			First Byte										
	15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1									1	0						
Word-0		BCIE	0[3:0]			TMD	TMDB[3:0]			comma (K29.5)								
Word-1	(0	Mod3[2:0]				Mod2[2:0]]		Mod1[2:0]			Mod0[2:0]	Cable[1:0]				

RPC BIS 7/8

- GTX 6.4 Gbps (= 128 bits/BC with 8B/10B) per fiber
- Endcap only, 1 fiber per SL

				Secor	d Byte							First	Byte										
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0							
Word-0				comma	(K29.5)							comma	(K29.5)										
Word-1				track(0[15:8]				track0[7:0]														
Word-2				track	1[7:0]				track0[23:16]														
Word-3				track1	[23:16]				track1[15:8]														
Word-4				track2	2[15:8]				track2[7:0]														
Word-5	track3[7:0]									track2[23:16]													
Word-6	track3[23:16]											track3	8[15:8]										
Word-7	CRC[7:0]									BCID[7:0]													

Bit	Assigned information
5-0	$\eta[5:0]$
11-6	$\phi[5:0]$
14-12	$d\eta[2:0]$
17-15	$d\phi[2:0]$
19-18	2/3 flag[1:0]
23-20	spare

Output Data Format

- Output to Muon-to-CTP Interface (MUCPTI)
 - GTX 6.4 Gbps (= 128 bits/BC with 8B/10B) per fiber
 - 1 fiber per trigger sector, 2 fibers per SL board
 - Commas are sent at the end to gain latency.

				Secon	d Byte							First	Byte			0						
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
Word-0	Muon Candidate1 [15:0]																					
Word-1	Muon Candidate2 [15:0]																					
Word-2	Muon Candidate3 [15:0]																					
Word-3							N	luon Candi	date4 [15:	0]												
Word-4		Global f	lag [3:0]							BCID	[11:0]											
Word-5	CRC[7:0] 0xFD (K29.7)																					
Word-6	0xC5 (D5.6)											0xBC	(K29.5)									
Word-7	0xC5 (D5.6)											0xC5	(D5.6)									

Muon candidate data format. 16 bits are assigned for each muon candidate. 8 bits are used to indicate the RoI of the candidate, 4 bits for the $p_{\rm T}$ value, and 4 bits for other flags. 1 bit of the flag bits are used to indicate the sign of the muon candidate's charge. The other flag bits can be used for inner coincidence debug signals, during the commissioning period.

Bit	Assigned Data
7-0	Rol
11-8	p_{T} value
12	Candidate sign
15-13	NSW/Inner Coincidence flags

Trigger Performance

- New Inner LUTs uses NSW position & angle information
- Efficiency is calculated by simulation, for L1_MU20 (L1_MU20: Level-1 trigger for muon with pT > 20 GeV)
- The track finding efficiency is assumed to be 97%

- Data reception Clock-Domain-Crossing part
 - choose a phrase of 40 MHz to latch the received data, so that they will have enough margin from the data transition point:

28

Run 3 Readout system

[*] Tomohisa Uchida, "Hardware-Based TCP Processor for Gigabit Ethernet", IEEE Trans. Nucl. Sci. Vol.55, No.3, June 2008, [LINK]