CERN
Accelerating science
Sign in
Directory
CERN Document Server
Access articles, reports and multimedia content in HEP
Main menu
搜寻
提交
帮助
个人化
Your alerts
Your baskets
Your comments
Your searches
主页
>
CERN R&D Projects
>
CERN Detector R&D Projects
>
RD53
>
RD53 student, PHD thesis
>
Performance evaluation of digital pixel readout chip architecture operating at very high rate through a reusable UVM simulation framework
Information
References
Citations
Keywords
Discussion
Usage statistics
Files
Plots
Holdings
Linkbacks
Performance evaluation of digital pixel readout chip architecture operating at very high rate through a reusable UVM simulation framework
-
Conti, Elia
et al
This record has no copies.
相似记录